Conference Paper

REVERT: Runtime Verification for Real-Time Systems

Sangeeth Kochanthara
Geoffrey Nelissen
David Pereira
Rahul Purandare

CISTER-TR-161006
REVERT: Runtime Verification for Real-Time Systems

Sangeeth Kochanthara, Geoffrey Nelissen, David Pereira, Rahul Purandare

*CISTER Research Centre
Polytechnic Institute of Porto (ISEP-IPP)
Rua Dr. António Bernardino de Almeida, 431
4200-072 Porto
Portugal
Tel.: +351.22.8340509, Fax: +351.22.8321159
E-mail: http://www.cister.isep.ipp.pt

Abstract

Real-time systems are becoming more complex and open, thus increasing their development and verification costs. Although several static verification tools have been proposed over the last decades, they suffer from scalability and precision problems. As a result, the tools fail to cover all the necessary safety properties for realistic real-time applications involving a large number of components and tasks. Runtime verification is an informal technique that verifies properties during system execution with the support of monitors. The monitors are generated from formal languages using correct-by-construction generation methods. Runtime verification can thus be used as a complement or replacement for static verification approaches. The current state-of-the-art tools either do not have notion of time, or suffer from the potential blowup of states at run-time. In this paper, we propose REVERT, a framework developed with a focus on the verification of functional and non-functional properties with timing constraints. The contribution of this work is twofold: (i) a domain-specific specification language allowing the definition of requirements for real-time applications; (ii) a novel mechanism to generate monitors, with state-space and time guarantees, capable of identifying and reacting to timing properties defined with the proposed specification language.
REVERT: Runtime Verification for Real-Time Systems

Sangeeth Kochanthara
IIIT-Delhi, India

Geoffrey Nelissen
CI SE T/INESC TEC, ISEP, Portugal

David Pereira
CI SE T/INESC TEC, ISEP, Portugal

Rahul Purandare
IIIT-Delhi, India

Abstract—Real-time systems are becoming more complex and open, thus increasing their development and verification costs. Although several static verification tools have been proposed over the last decades, they suffer from scalability and precision problems. As a result, the tools fail to cover all the necessary safety properties for realistic real-time applications involving a large number of components and tasks. Runtime verification is a formal technique that verifies properties during system execution with the support of monitors. The monitors are generated from formal languages using correct-by-construction generation methods. Runtime verification can thus be used as a complement or replacement for static verification approaches. The current state-of-the-art tools either do not have notion of time, or suffer from the potential blowup of states at run-time. In this paper, we propose REVERT, a framework developed with a focus on the verification of functional and non-functional properties with timing constraints. The contribution of this work is twofold: (i) a domain-specific specification language allowing the definition of requirements for real-time applications; (ii) a novel mechanism to generate monitors, with state-space and time guarantees, capable of identifying and reacting to timing properties defined with the proposed specification language.

I. INTRODUCTION

The time at which a result is produced by Real-Time Systems (RTS) is as important as their functional correctness. Depending on the application domain and on the level of criticality associated with the application, failing to meet some timing constraints can lead to drastic consequences for the system’s environment and the agents involved in the system’s operation. Due to the strong reliability and predictability demanded from these systems, verification and validation are fundamental activities often required to be performed according to directives of legal certification entities [7].

Static verification is one of the means to address the strong reliability and predictability demands. However, static verification experiences practical limitations such as undecidability of properties of the underlying formal model, or blowup of the potential states to track. Moreover, extra-functional properties like the time at which events occur are only available at run-time. This scenario makes Runtime Verification (RV) techniques the natural candidates to address the current limitations of static approaches [9].

The earliest works in the RV literature focused on event-triggered monitoring in which monitors are invoked on each event occurrence that is being monitored. RMOR [5] and MOP [4], for instance, use aspect-oriented programming to instrument the target application’s source code. Such methods, however, have unpredictable overheads [10] making them unsuitable to RTS. Moreover, aspect-oriented programming may impact the timing and correctness of the target system and may interfere with certifiability constraints.

In order to make RV suitable to RTS, Zhu et al. [12] proposed predictable monitoring which ensures temporal non-interference of the system being monitored. More recently, Navabpour et al. introduced Rithm [10] for RV on many-core platforms using LTL 3-valued logic to specify properties. Rithm is based on a time-triggered framework. Rithm can use a GPU to improve the responsiveness of the monitors by parallel execution of monitors on accumulated traces. However, it may face a trade-off between responsiveness and efficiency since execution of parallel monitors for each event occurrence in real-time will reduce efficiency. Furthermore, there is a significant overhead incurred while transferring data between the host monitoring process on the CPU and the monitoring threads on the GPU. In comparison, self-monitoring [2], where monitoring code is directly inserted in the application code, has a better response time, but with the potential drawback of hampering the timing properties of the program being monitored, as well as linking the behavior of the monitors to the behavior of the monitored tasks. The main limitation of Rithm though is its lack of notion of time. It relies on the relative ordering of events but cannot specify timing constraints on a sequence of events.

RuleR [6], RT-Mac [11], and Copilot [8] are examples of tools with notion of time. RuleR has a highly expressive monitoring architecture which models constraints as rules. Yet, RTS properties may be difficult to model as rules which makes RuleR hard to comprehend, error-prone, and better suited for domain experts rather than for industrial developers. Notably, Copilot is one of the RV tools designed to handle ultra critical systems and uses Satisfiability Modulo Theories (SMT) based 𝜅-induction [8] to prove invariant properties of generated monitors. Due to the non-deterministic properties of timed automata models, the tools with notion of time may have to keep track of multiple possible states at each time instant. It was shown that, under such models, the number of states that need to be tracked by the monitor may grow exponentially [1]. Therefore the memory space and the computing time required by those tools are hard to predict.

Contributions. In this paper, we propose a new specification
language named REVERT. It supports timing constraints on top of events relative ordering. It is designed to be simple and easy to learn. As a second contribution, we also present a new method to generate complete finite deterministic timed automata from the specification written with REVERT.

We argue that this new method guarantees that the generated monitor has to keep track of only one state at any point in run-time, thus avoiding the potential blowup in the number of states of the generated monitor that most RV frameworks encounter. This makes REVERT an efficient and expressive inline runtime verification framework for safety critical systems.

II. Specification Language

REVERT is a new specification language for real-time applications designed with usability and easiness in mind. REVERT is a combination of state machine, extended regular expressions, boolean expressions, and timing constraints.

REVERT relies on external events to reason about traces. Properties on execution patterns or execution order of events, that must be enforced during the application run-time, are specified using extended regular expressions. To express timing constraints on a sequence of events we use three high-level operators: time, duration and jitter (refer to section III for a formal definition). These operators are then automatically converted to finite timed automata. The syntactic structure of a monitor specification in REVERT is presented below:

```
monitor m1 { 
  observe {e1, ..., e7} 
  variables {v1 : type, ..., v8 : type} 
  node1 { 
    start: {e1, e2} 
    suspend: {e3} 
    resume: {e4} 
    complete: {e5} 
    ... 
    np (...) 
  } 
  nodes { n1, ..., n5 } 
  initial { n4 } 
  node n1 { init1 prop1 trans1 } 
  ... 
  node n5 { init5 prop5 trans5 } 
}
```

Listing 1: Structure of a monitor specification in REVERT

The observe statement specifies the events that are monitored by the monitor m1, out of the complete set of events produced by the monitored application. The complete set of events is specified in external files included in the specification.

The variables statement defines variables local to the monitor m1; The jobs statement declares the set of jobs associated with different tasks. Each job specification is defined by the set of events associated with its lifecycle (from its release to its completion). Each job is defined using the following four sets of events: start, suspend, resume and complete, which contain events related to the release, suspension (for instance, due to preemption, unavailability of a shared resource or a self-suspension), resumption, and completion of the job, respectively.

The nodes statement declares identifiers of all the nodes of the monitor. Those nodes model the different states that can be reached by a finite state machine, which determine how the properties to be monitored evolve with the system state. The initial statement declares the node in which the monitor will be active when it starts its execution. The behavior of the monitor for each node ni is specified in a node block with the corresponding name. A node block 
i includes some initialization code init, the set of properties that need to be monitored propi, and the set of transitions transi from the current node ni to any other node defined in the monitor. The transitions between the nodes are guarded by guards based on the success or failure of the properties monitored in that node.

The structure of the specification language is built on top of two main observations. First, real-time systems may be dynamic, adapting to the changes in the environment, their workload, and the type of operations that must be performed at a given time or reacting to detected anomalies. Consequently, the properties that must be verified by the monitors may change over time, and it should be possible to specify different modes of operations that are activated depending on some constraints. In the monitor specification as presented in Listing 1, different nodes can be seen as different modes of execution. Transitions can be used to specify mode changes or the activation of corrective measures in case of a specification violation.

The definition of a corrective action and the mechanism for its execution are not in the scope of this paper.

As a second observation, we realized that the number of timing properties that must be verifiable are rather limited and can all be expressed with a combination of the three operators time, duration and jitter, which return the time taken by a sequence of events, the execution time of a job, and the jitter on a timing property, respectively. The time operator may, for instance, be used to verify that a deadline, a period or a minimum separation time between two events is respected. The duration operator is useful to check that the execution time of a job does not exceed its budget or estimated worst-case execution time, or to ensure that the interference suffered by one task due to other tasks is bounded. Finally, the jitter operator may be used to bound the variation on any timing property. It can be argued that similar properties can be encoded in existing frameworks such as RULER and RT-MaC. However, they are not all intrinsic constructs of the language, which renders their specification difficult and error-prone to inexperienced users.

The specification language does not explicitly impose but expects the guards on the transitions to be mutually exclusive. If some non-determinism exists in the specification due to non-mutually exclusive node transitions, it is resolved during the monitor generation using implicit priorities. Transitions are prioritized in the order of their declarations, thereby ensuring that there is only one active node at any time.

III. Model

Let \( \Sigma \) be the set of all observable events in the application. The monitoring model considers a finite set of monitors \( \mathcal{M} = \{ m_1, \ldots, m_k \} \), where each monitor \( m_i \in \mathcal{M} \) is a tuple \( (P_i, E_i, A_i) \) such that \( E_i \subseteq \Sigma \) specifies the subset of
events of interest for the monitor $m_i$, $P_i$ is a collection of properties over $E_i$, and $A_i$ is a structure $(N_i, \nu_i)$ such that $N_i$ is the set of states that the monitor $m_i$ can reach, and $\nu_i : N_i \rightarrow \mathcal{G}_i \rightarrow N_i$ is a transition function dependent on a transition guard that is a member of the set of guarded expressions $\mathcal{G}_i$. Each guarded expression is expressed as the success or the failure of one property in $P_i$. Properties in $P_i$ can be expressed as logical expressions and extended regular expressions (ERE) inductively defined over $E_i$.

Logical expressions extend the traditional propositional logic with the time-related predicates $\text{time}(\alpha) \odot \text{val}$, $\text{duration}(j_i) \odot \text{val}$ and $\text{jitter}(\rho) \odot \text{val}$, where $\alpha$ is an ERE, $j_i$ is the identifier of a job (see section II), $\rho$ is either a time or a duration predicate, $\odot \in \{<,\leq,=,\geq,>\}$, and $\text{val}$ is a natural number. Assuming that the function $\Delta$ returns the timestamp associated with any event in $\Sigma$, the semantics of the previous three predicates are defined as follows: if $\text{first}$ and $\text{last}$ are the events that denote the start and the end of $\alpha$, respectively, then $\text{time}(\alpha) \odot \text{val}$ holds iff $(\Delta(\text{last}) - \Delta(\text{first})) \odot \text{val}$; similarly, let $\text{start}$, $\text{susp}_k$, $\text{res}_k$, and $\text{comp}$ be the events that denote the start, the $k$th suspension, the $k$th resumption, and the completion of the job $j_i$, then $\text{duration}(j_i) \odot \text{val}$ holds iff $(\Delta(\text{comp}) - \Delta(\text{start}) - \sum_k(\Delta(\text{res}_k) - \Delta(\text{susp}_k))) \odot \text{val}$; finally for the case of $\text{jitter}(\rho) \odot \text{val}$, the predicate holds iff $(\max_t(\rho) - \min_t(\rho)) \odot \text{val}$ where $\max_t$ and $\min_t$ return the maximum and minimum value of $\rho$ until time $t$.

Formally, Extended Timed Regular Expressions (ETREs) used in REVERT are defined as follows. Let $\Sigma$ be a nonempty finite set of alphabets and let $I$ be a closed interval $[a, b]$ with $a, b \in \mathbb{N}^+$ and $a \leq b$. The set of Extended Timed Regular Expressions (ETRE) is inductively defined by the following BNF grammar:

$$\alpha ::= 0 | 1 | e \in \Sigma | \alpha \lor \alpha | \alpha.\alpha | \alpha^* | \langle \alpha \rangle_I | \square \alpha,$$

where $0$ is the empty set, $1$ is the set containing the null string, ‘$\lor$’ is the logical or, ‘$\cdot$’ is the concatenation, ‘$\ast$’ is the Kleene’s star operator, $\langle \alpha \rangle_I$ is defined as $\text{time}(\alpha) \in I$, and $\square$ is a newly introduced operator. The introduction of the operator $\square$ is based on the observation that regular expressions may become extremely complex when (i) the number of monitored event increases but (ii) some properties refer only to a small subset of those events. For instance, specifying that the response time of a task must be smaller than its deadline would require to express all possible sequence of events that do not comprise the completion event between the start and completion of the task. However, using the $\square$ operator, the same property can simply be written as $\text{time}(\text{start} \square \text{comp}) < \text{deadline}$.

$\square$ operator is formally defined as follows: considering that $\mathcal{L}(\alpha) \subseteq \Sigma^*$ is the language denoted by the event expression $\alpha$, the language of $\mathcal{L}(\square \alpha)$ is defined as the set of all words $w = w_1w_2$ such that $w_2 \in \mathcal{L}(\alpha)$, and $w_1$ does not contain any word in the language denoted by $\alpha$. Note that we did not use the complement operator to ensure determinism [1].

Except for the newly introduced operator $\square \alpha$, the syntax of ETRE is the same as of classic timed regular expressions, as well as their semantic interpretation in the domain of timed languages.

IV. MONITOR GENERATION

In order to generate the monitor that will be running beside the application, we transform the specification to a complete deterministic finite automaton with the notion of time. Note that the automaton generation occurs before run-time and the automaton has a maximum of one transition per event occurrence. This enables to generate a monitor with time and space guarantees by avoiding the potential blowup of states in run-time, irrespective of the size and complexity of automaton from which the monitor is generated. The determinism and finiteness of the automaton ensures that the generated monitor will be tracking one single state at any time. To the best of our knowledge no other RV tool with the notion of time gives state-space and time guarantees.

The generation of monitors is achieved through the following steps: 1) Generating an automaton for each transition; 2) Generating an automaton for each node $n_i$ by applying a product operation on the automata obtained for each transition from $n_i$ to any other node. As mentioned in section II, implicit priority is used to resolve potential conflicts on the final state; 3) Generating the monitor automaton by concatenating the automata of all nodes. The monitor automaton is then converted to XML format which can be used to produce code.

As discussed in Section III, each individual constraint can either be an ETRE or a logical expression on the duration of job or the jitter of a time property. The transformation of a logical expression $\text{duration}$ or $\text{jitter}$ in a timed automaton, is implemented using predefined templates. For example, Fig. 1 shows $\text{failure} (\text{duration}(j_1) < 10)$, where $j_1$ is defined in Listing 1 and the list of observed events are $ev_1$ to $ev_6$.

For transitions based on ETRE however, the traditional automaton construction methods were incapable of generating complete deterministic finite timed automaton from timed expressions as the ones offered by REVERT. We extended the notion of derivative of a regular expression that was introduced in the 60’s by Brzozowski [3], with a notion of pseudo-integral. In this extension, as presented here, we do not consider the $\square$ operator. Given an ETRE $\alpha$ and a timestamped event $\rho_i = (ev_i, t_i)$, informally the derivation process will return a new ETRE that removes the event $ev_i$ from the head of all traces that are members of the language denoted by $\alpha$; pseudo-integration process will give an ETRE as result.
which will accept the language formed by appending event $ev$ to the language of $\alpha$. By applying these methods finitely many times with respect to all events of interest, the result will be a finite automaton that recognizes all the words of the original expression $\alpha$. We now provide the formal definition of this method, but first we need to provide a syntactic function that can decide whether or not the empty trace belongs to the language of the expression given to be derived or integrated.

**Definition 1 (Empty trace membership):** Let $\Sigma$ be a non-empty finite set of events, and let $\alpha$ be an ETRE defined over $\Sigma$. The syntactic emptiness function is inductively defined as follows:

$$
E(0) = false \\
E(1) = true \\
E(\alpha) = false, \alpha \in \Sigma \\
E(\alpha \lor \beta) = E(\alpha) \lor E(\beta) \\
E(\alpha \land \beta) = E(\alpha) \land E(\beta) \\
E(\alpha^*) = true \\
E(\alpha^+1) = E(\alpha)
$$

**Definition 2 (Derivative):** Let $\Sigma$ be a non-empty finite set of events, let $\alpha$ be an ETRE, and let $\rho = (ev, t)$ be a timed symbol with $ev \in \Sigma$ and $t \in \mathbb{T}$, where $\mathbb{T}$ is a time domain. The derivative of $\alpha$ with respect to $\rho$, denoted as $D_\rho(\alpha)$, is inductively defined as follows:

$$
D_\rho(0) = 0 \\
D_\rho(1) = 0 \\
D_\rho(\alpha^*) = D_\rho(\alpha)^* \\
D_\rho(\alpha^+1) = \begin{cases} 1, & \text{if } \alpha = ev; \\
0, & \text{otherwise.}
\end{cases}
$$

**Definition 3 (Pseudo Integral):** Let $\Sigma$ be a non-empty finite set of events, let $\alpha$ be an ETRE, and let $\rho = (ev, t)$ be a timed symbol with $ev \in \Sigma$ and $t \in \mathbb{T}$, where $\mathbb{T}$ is a time domain. The integral of $\alpha$ with respect to $\rho$, denoted as $I_\rho(\alpha)$, is inductively defined as follows:

$$
I_\rho(0) = 0 \\
I_\rho(1) = ev \\
I_\rho(\alpha) = \begin{cases} \alpha, & \text{if } \alpha = ev; \\
\alpha \cdot I_\rho(\alpha), & \text{otherwise.}
\end{cases}
$$

We propose Algorithm 1 to build a complete deterministic finite timed automata from the logical expression $time(\alpha)$.

**Algorithm 1:**

1. every state $state_i$ is associated with two variables $RE_{ex_i}$ and $RE_{el_i}$
2. add start state (state0) to the set waiting states
3. reset clock variable main_clock
4. $RE_{el_0} = \alpha$
5. for all $\rho \in \Sigma$ do
6. for all $\rho \in \Sigma$ do
7. if $D_\rho(RE_{ex_i}) \neq 0$ then
8. if $\exists state_j \in waiting states$ t. t. $D_\rho(RE_{ex_i}) \in RE_{ex_j}$
9. then
10. $RE_{el_j} = RE_{el_j} \lor I_\rho(RE_{el_j})$
11. else if $D_\rho(RE_{ex_i}) = 1$ then
12. create a new final state $state_j$
13. $RE_{ex_j} = 1$
14. $RE_{el_j} = I_\rho(RE_{el_j})$
15. else add a new state $state_j$ to waiting states
16. $RE_{ex_j} = D_\rho(RE_{ex_j})$
17. $RE_{el_j} = I_\rho(RE_{el_j})$
18. end
19. create a transition from $state_i$ to $state_j$
20. $LSI = longest suffix of I_\rho(RE_{el_j})$ matched with $RE_{el_j}$ for any state $state_j \in waiting states$
21. if $LSI$ is empty then
22. create a transition from $state_j$ to $state_0$
23. else if length of $LSI = 1$ then
24. create a self-loop on $state_i$, with $main_clock$ reset
25. else add an auxiliary clock aux_clk_i
26. $RE_{aux} = longest prefix of I_\rho(RE_{el_i})$ before $LSI$
27. reset aux_clk_i at states $\in waiting states$ t. t. $RE_{aux} = RE_{el_i}$
28. create a transition from $state_i$ to $state_j$ with $main_clock$ set to value of aux_clk_i
29. end
30. end
31. end
32. end
33. end
34. end

**References**


