Identifying the Sources of Unpredictability in COTS-based Multicore Systems
Ref: CISTER-TR-130604 Publication Date: 19 to 21, Jun, 2013
Identifying the Sources of Unpredictability in COTS-based Multicore SystemsRef: CISTER-TR-130604 Publication Date: 19 to 21, Jun, 2013
COTS-based multicores are now the preferred choice for hosting embedded applications owing to their immense computational capabilities, small form factor and low power consumption. Many of these embedded applications have real-time requirements and real-time system designers must be able assess them for their predictability and provide guarantees (at design time) that they deliver the correct functional behavior within predefined time bounds. However, the underlying architecture of commercially available multicores is extremely complex and non-amenable to straight-forward timing analysis. In this paper, we highlight the architectural features leading to temporal unpredictability, which mainly involve shared hardware resources, such as buses, caches, and memories. We explore some of the existing work in timing analysis with respect to these features, identify their limitations, and present some unaddressed issues that must be dealt with to ensure safe deployment of real-time systems.
8th IEEE International Symposium on Industrial Embedded Systems (SIES 2013), IEEE, pp 39-48.