REVERT A Monitor Generation Tool for Real-Time Systems

CISTER – Research Centre in **Real-Time & Embedded Computing Systems**

Sangeeth Kochanthara, Geoffrey Nelissen, David Pereira, Rahul Purandare sangeeth1455@iiitd.ac.in, {grrpn,dmrpe}@isep.ipp.pt, purandare@iiitd.ac.in

Runtime Verification of Real-Time

Systems

Limitations of classic (static) approaches:

- Number of reachable states too large for testing
- Potential blow-up when automatically exploring the system's statespace (e.g., model-checking) • Limited automation in machine assisted proof construction tools (e.g., SMT solvers, proof-assistants) • Difficulties in capturing data expected to be available only at runtime (need for abstraction leads to lack of precision)

Example REVERT specification

use "T_Events.ev";	c2: duration(Job1) $\leq 10;$
<pre>use "Ext_Procs.h";</pre>	}
	transitions {
<pre>monitor MyMon {</pre>	$\texttt{fail_blocked_time: failure(c1)} \rightarrow$
	RecoveryMode {
<pre>observe { arrT, startT, suspT, blockedT,</pre>	failureReason := 1;
<pre>resumeT, unblockedT, complT }</pre>	<pre>recover_from_blocking();</pre>
	}
<pre>variables { failureReason : integer: }</pre>	fail duration: failure(c2) \rightarrow RecoveryMode {

Limitations of existing Runtime Verification solutions:

- Vast majority of tools developed for non-real-time applications;
- In most cases, it is difficult to capture extra-functional properties:
 - either no support at all; or
 - via complex specifications that are not accessible for the non-expert or the typical industrial practitioner
- Lack of a specification language that is user friendly, and that allows to capture distinct classes of timing properties

The REVERT Framework

1) A new specification language:

Intuitive, easy to use domain specification language



Generated Monitor Diagram



- Capture changes in the system via guarded state-machine transitions between nodes (monitor states)
- Functional behavior as extended regular expressions
- Support for associating events with job specifications
- Three classes of timing constraints relevant for real-time systems: time, duration and jitter.
 - Timing constraint on sequences of events,
 - Execution time of a job,
 - Jitter on time and duration.
- Local variables and local code (e.g., for monitor) initialization, calling counter-measure actions, etc)

2) A new monitor generation process:

- 1. REVERT specifications are parsed into intermediate datastructure;
- 2. Generation of the corresponding automata (via combination of intermediate types of finite automata)
- 3. Translation of the generated timed state-machine into XML format



Generated Monitor XML

- Generate the corresponding code from the XML in order to make the monitor execution online, together with the target monitored system;
- Use the monitor to verify traces offline and therefore detect unexpected/unkown behaviors
- Overall, improve the reliability and trust on the target system

Concluding Remarks

- New specification language for runtime verification of RTSs
- Novel method to generate timed finite state machines that avoids state blowup in run-time
- Implemented the framework as a tool-chain



CISTER Research Centre/INESC-TEC ISEP, Polytechnic Institute of Porto Rua Dr. Ant^o Bernardino de Almeida, 431

4249-015 Porto, Portugal

• +351 228 340 502

www.cister.isep.ipp.pt

➢ cister-info@isep.ipp.pt

facebook.com/cisterrealtime



