Technical Report

A PTAS for assigning sporadic tasks on two-type heterogeneous multiprocessors

Gurulingesh Raravi
Vincent Nélis

HURRAY-TR-120903
Version:
Date: 09-10-2012
A PTAS for assigning sporadic tasks on two-type heterogeneous multiprocessors

Gurulingesh Raravi, Vincent Nélis
IPP-HURRAY!
Polytechnic Institute of Porto (ISEP-IPP)
Rua Dr. António Bernardino de Almeida, 431
4200-072 Porto
Portugal
Tel.: +351.22.8340509, Fax: +351.22.8340509
E-mail: http://www.hurray.isep.ipp.pt

Abstract
Consider the problem of determining a task-to-processor assignment for a given collection of implicit-deadline sporadic tasks upon a multiprocessor platform in which there are two distinct kinds of processors. We propose a polynomial-time approximation scheme (PTAS) for this problem. It offers the following guarantee: for a given task set and a given platform, if there exists a feasible task-to-processor assignment, then given an input parameter, ε, our PTAS succeeds, in polynomial time, in finding such a feasible task-to-processor assignment on a platform in which each processor is 1+3ε times faster. In the simulations, our PTAS outperforms prior state-of-the-art PTAS and also for the vast majority of task sets, it requires significantly smaller processor speedup than (its upper bound of) 1+3ε for successfully determining a feasible task-to-processor assignment.
A PTAS for assigning sporadic tasks on two-type heterogeneous multiprocessors

Gurulingesh Raravi and Vincent Nélis
CISTER/INESC-TEC, ISEP, Polytechnic Institute of Porto, Portugal
Email: ghri@isep.ipp.pt, nelis@isep.ipp.pt

Abstract—Consider the problem of determining a task-to-processor assignment for a given collection of implicit-deadline sporadic tasks upon a multiprocessor platform in which there are two distinct kinds of processors. We propose a polynomial-time approximation scheme (PTAS) for this problem. It offers the following guarantee: for a given task set and a given platform, if there exists a feasible task-to-processor assignment, then given an input parameter, $\epsilon$, our PTAS succeeds, in polynomial time, in finding such a feasible task-to-processor assignment on a platform in which each processor is $1 + 3\epsilon$ times faster. In the simulations, our PTAS outperforms the state-of-the-art PTAS [1] and also for the vast majority of task sets, it requires significantly smaller processor speedup than (its upper bound of) $1 + 3\epsilon$ for successfully determining a feasible task-to-processor assignment.

I. INTRODUCTION

This paper addresses the problem of finding an assignment of tasks to processors (also referred to as partitioning) for a given set of implicit-deadline sporadic tasks (also referred to as Liu and Layland (LL) tasks) [2]) on a heterogeneous multiprocessor platform comprising processors of two unrelated types: type-1 and type-2. We refer to such a computing platform as two-type platform. Our interest in considering such a platform model is motivated by the fact that many chip makers offer chips having two types of processors [3]–[7].

In the partitioning problem, every task must be statically assigned to a processor at design time and all its jobs must execute on that processor at run time. The challenge is to find, at design time, a task-to-processor assignment such that, at run time, an uniprocessor scheduling algorithm running on each processor meets all the deadlines. Scheduling the tasks to meet deadlines on an uniprocessor platform is a well-understood problem. One may use Earliest-Deadline First (EDF) [2], for example. EDF is an optimal scheduling algorithm on uniprocessor systems [2], [8], with the interpretation that it always constructs a schedule in which all the deadlines are met, if such a schedule exists. Therefore, assuming that an optimal scheduling algorithm is used on each processor, the challenging part is to find a partitioning for which there exists a schedule that meets all the deadlines — such a partitioning is said to be a feasible partitioning hereafter. Even in the simpler case of identical multiprocessors, finding a feasible partitioning is strongly NP-Complete [9]. Hence, this result continues to hold for two-type platforms. In this work, we propose a polynomial-time approximation scheme (PTAS), for this problem which outperforms the state-of-the-art PTAS [1].

Definition 1 (PTAS). A PTAS takes an instance of an optimization problem (for which exact solutions are intractable) and a parameter $\epsilon > 0$ and, in polynomial time, produces a solution that is within a factor $f(\epsilon)$ of being optimal where function $f(\epsilon)$ is independent of the problem instance.

Definition 2 (Approximation ratio). An algorithm for solving an optimization problem is said to have an approximation ratio of $A$ if for all instances of the problem, the algorithm produces a solution that is within a factor of $A$ from the optimal value.

Related work. The partitioning problem on heterogeneous multiprocessors has been studied in the past [10]–[14]. In [10]–[12], the authors proposed algorithms for the problem of partitioning LL task sets on heterogeneous multiprocessors with an approximation ratio of 2. All these approaches [10]–[12] focused on generic heterogeneous multiprocessor platforms with two or more processor types. Due to practical relevance, Andersson et al. [13] considered the partitioning problem on two-type platforms and proposed an algorithm, FF-3C, and couple of its variants based on first-fit heuristic. These had the same performance guarantee as the approaches in [10]–[12] (i.e., requiring processors twice as fast, in the worst-case) but can be implemented efficiently and exhibited better average-case performance than those in [11], [12].

In a recent significant development, Wiese et al. [1] proposed a PTAS (referred to as PTAS$_{LP}$ since it uses “Linear Programming”) for partitioning LL task system on limited heterogeneous multiprocessors in which processors are of a relatively small number ($\geq 2$) of distinct types. The PTAS$_{LP}$ provides the following guarantee: if there exists a feasible partitioning of a given task set on a limited heterogeneous multiprocessor platform then the PTAS$_{LP}$ succeeds in partitioning the task set on a platform in which each processor is $\frac{1+\epsilon}{1-\epsilon}$ times faster. This is theoretically a significant result since PTAS$_{LP}$ partitions the task set in polynomial time, to any desired degree of accuracy. However, its practical significance is severely limited as the algorithm has a very high run-time complexity since it “heavily” relies on solving linear programming formulations. Even on a two-type platform, it has a high run-time complexity which makes its implementation highly inefficient (which is confirmed by the simulations in Section VIII). Therefore, we propose a PTAS for two-type platforms which does not rely on solving linear programs and hence offers a significantly better time-complexity than PTAS$_{LP}$.

Contribution and significance of this work. We present a PTAS for the problem of partitioning a given LL task set on a two-type platform which offers the following guarantee. If there exists a feasible partitioning of a task set $\tau$ on a two-type
platform $\pi$ then given an $\epsilon > 0$, PTAS succeeds, in polynomial
time, in finding a feasible partitioning of $\tau$ on $\pi^{(1+3\epsilon)}$ where
$\pi^{(1+3\epsilon)}$ is a two-type platform in which each processor is $1+3\epsilon$
times faster than the corresponding processor in $\pi$.

We believe the significance of this work is as follows.
For the problem under consideration, our PTAS has superior
performance compared to prior state-of-the-art, i.e., PTAS$_{LP}$.
Specifically, compared to PTAS$_{LP}$, our PTAS has (i) a much
better run-time complexity and (ii) a competitive approximation
ratio. We evaluate the average-case performance of these
algorithms with randomly generated task sets. The evaluation
is based on (i) the processor speedup the algorithm needs, for
a given task set, so as to succeed, compared to an optimal
algorithm and (ii) the running time. Overall, our algorithm
outperforms PTAS$_{LP}$ by requiring much smaller processor
speedup and running faster by orders of magnitude. Also, for
the vast majority of task sets, it requires significantly smaller
processor speedup than its upper bound of $1+3\epsilon$.

II. SYSTEM MODEL

We consider the problem of partitioning a task set $\tau = \{\tau_1, \tau_2, \ldots, \tau_n\}$ of $n$ implicit-deadline sporadic tasks (LL
tasks) on a two-type heterogeneous multiprocessor platform $\pi$
comprising $m$ processors, of which $m_1$ are of type-1 and $m_2$ are
of type-2. Each task $\tau_i$ is characterized by two parameters:
a worst-case execution time (WCET) and a period $T_i$. Each
task $\tau_i$ releases a (potentially infinite) sequence of jobs, with
the first job released at any time during the system execution
and subsequent jobs released at least $T_i$ time units apart. Each
job released by a task $\tau_i$ has to complete its execution within
$T_i$ time units from its release. We assume that an optimal
scheduling algorithm such as EDF is used on each processor.

On a two-type platform, the WCET of a task depends on
the processor type on which it executes. We denote by $C^1_i$
and $C^2_i$ the WCET of a task $\tau_i$ on processors of type-1 and
type-2 and we denote by $u_i \overset{\text{def}}{=} C^1_i/T_i$ and $v_i \overset{\text{def}}{=} C^2_i/T_i$ its
utilizations on type-1 and type-2 processors, respectively. A
task $\tau_i$ that cannot be executed on processors of type-1 (resp.,
type-2) is modeled by setting its $u_i = \infty$ (resp., $v_i = \infty$).

III. AN OVERVIEW OF OUR APPROACH

We now give an overview of our algorithm (referred to as
PTAS$_{NF}$ since it uses “Next-Fit”). Our PTAS takes $\epsilon > 0$ as
an input parameter and outputs a feasible partitioning. Let us
partition the given task set $\tau$ into two subsets as follows:

$$\tau_{hvy} = \{\tau_i \mid u_i \geq \epsilon \text{ or } v_i \geq \epsilon\}$$

$$\tau_{lgt} = \tau \setminus \tau_{hvy} = \{\tau_i \mid u_i < \epsilon \text{ and } v_i < \epsilon\}$$

Intuitively, $\tau_{hvy}$ refers to “heavy” and $\tau_{lgt}$ refers to “light”
tasks. Our PTAS, has the following steps:

Step 1. We first approximate the utilizations of every task in
$\tau_{hvy}$ to some finite number of pre-computed values. The
motivation for doing this is twofold: (i) by restricting the number
of pre-computed values to a constant, we ensure polynomial
complexity for the algorithm and (ii) by choosing these values
cleverly, we ensure the approximation ratio of the algorithm is
bounded. Then, we assign the tasks in $\tau_{hvy}$ to processors using
the algorithm $A_{hvy}$ described in Section IV-A. In Section IV-E,
we show that after using $A_{hvy}$, the sum of the utilizations of
the tasks assigned on processors of type-1 (resp., type-2) does
not exceed $(1 + \epsilon) \times m_1$ (resp., $(1 + \epsilon) \times m_2$).

Step 2. Some tasks from $\tau_{hvy}$ (with $u_i \geq \epsilon \land v_i < \epsilon$
or $u_i < \epsilon \land v_i \geq \epsilon$) may remain unassigned after using
$A_{hvy}$. These unassigned tasks form the set, $\tau_{int}$ (“intermediate”)
tasks). Now, $A_{int}$ fractionally assigns the tasks (i.e., tasks can
be split between processors) with $u_i < \epsilon \land v_i \geq \epsilon$ (resp.,
$u_i \geq \epsilon \land v_i < \epsilon$) to type-1 (resp., type-2) processors as
described in Section V-A. In Section V-B, we show that after
using $A_{int}$, the sum of the utilizations of all the tasks assigned
so far on processors of type-1 (resp., type-2) still does not exceed
$(1 + \epsilon) \times m_1$ (resp., $(1 + \epsilon) \times m_2$).

Step 3. Fractionally assign the tasks in $\tau_{lgt}$ to processors
using the algorithm $A_{lgt}$ (which makes use of a fractional knap-
sack property) described in Section VI-A. In Section VI-B,
we show that after using $A_{lgt}$, the sum of the utilizations of
all the tasks assigned so far on processors of type-1 (resp.,
type-2) does not exceed $(1 + 3\epsilon) \times m_1$ (resp.,
$(1 + 3\epsilon) \times m_2$). Hence, we conclude that if $\tau$ has a feasible
partitioning on $\pi$ then PTAS$_{NF}$ succeeds in finding such a
feasible partitioning of $\tau$ on $\pi^{(1+3\epsilon)}$.

IV. ASSIGNING THE TASKS IN $\tau_{hvy}$ (STEP 1)

In this section, we describe the algorithm, $A_{hvy}$, for inte-
grally assigning (a subset of) the tasks in $\tau_{hvy}$ to processors
and also analyze its returned assignment.

A. Description of the algorithm $A_{hvy}$

It consists of three steps described in the next three sections:

Step 1.1. It defines a finite set $\tilde{S}$ of utilization values,
based on the value of the input parameter, $\epsilon$. Then, it computes
the “rounded-down utilizations” $u^\text{rd}_i$ and $v^\text{rd}_i$ of every task $\tau_i \in
\tau$ by rounding down $u_i$ and $v_i$ to one of the quantized values
in $\tilde{S}$). We will denote by $\tau_{hvy}^\text{rd}$ the set of tasks obtained by
rounding down the utilizations of the tasks in $\tau_{hvy}$.

Step 1.2. It uses dynamic programming to determine, in
polynomial time, (i) all the subsets of $\tau_{hvy}^\text{rd}$ that can be
partitioned upon $m_1$ processors of type-1 and (ii) all the
subsets that can be partitioned upon $m_2$ processors of type-2.

Step 1.3. It exhaustively considers each pair of subsets such
that one subset can be partitioned on $m_1$ processors of type-1
and the other subset can be partitioned on $m_2$ processors of
type-2. Using the ordered pair of subsets under consideration,
it integrally assigns (a subset of) the tasks from $\tau_{hvy}$ to
processors (at least all the tasks with $u_i \geq \epsilon \land v_i \geq \epsilon$).

B. Rounding-down the utilizations of the tasks (Step 1.1)

We compute the set $\tilde{S}$ of all real numbers $\leq 1$ that are of
the form $\epsilon (1+\epsilon)^k$, for all integers $k \geq 0$. Then, we compute the
rounded-down utilizations $u_i^{rd}$ and $v_i^{rd}$ of every task $\tau_i \in \tau$ by rounding down each of its utilizations ($u_i$ and $v_i$) to the nearest value present in the set $S(\epsilon)$. For tasks with $u_i < \epsilon$ (resp., $v_i < \epsilon$), we set $u_i^{rd} = 0$ (resp., $v_i^{rd} = 0$) and for tasks with $u_i = \infty$ (resp., $v_i = \infty$), we set $u_i^{rd} = \infty$ (resp., $v_i^{rd} = \infty$). The definition of $S(\epsilon)$ leads to the following property.

**Property 1.** For a task $\tau_i$, if $\epsilon \leq u_i \leq 1$ then there exists $k$ such that $\epsilon(1 + \epsilon)^k \leq u_i < \epsilon(1 + \epsilon)^{k+1}$ and thus

$$u_i = \frac{u_i}{\epsilon(1 + \epsilon)^k} < \frac{(1 + \epsilon)^{k+1}}{\epsilon(1 + \epsilon)^k} = (1 + \epsilon)$$

The same holds for $v_i$.

Therefore, if the utilizations of each task is reduced by this maximal factor, it follows that any collection of tasks with their reduced utilizations summing to $\leq 1$ would have their original utilizations summing to $\leq (1 + \epsilon)$. Let us now determine the number $L$ of distinct values in $S(\epsilon)$. Since only values with $\epsilon(1 + \epsilon)^k \leq 1$ are included in $S(\epsilon)$, it holds that $k \log(1 + \epsilon) \leq \log(1/\epsilon)$ and thus, $k \leq \log(1/\epsilon)$. Then we conclude that $L = \lceil \log(1/\epsilon) \rceil + 1$.

For each $\ell$, $0 \leq \ell < L$, we denote by $X_\ell$ (resp., $Y_\ell$) the number of tasks in $\tau$ with $u_i^{rd}$ (resp., $v_i^{rd}$) equal to $(1 + \epsilon)^\ell \in S(\epsilon)$. The task set $\tau_{hv}^{rd}$ can thus be represented by $2 \times L$ non-negative integers $X_0, X_1, \ldots, X_{L-1}, Y_0, Y_1, Y_{L-1}$. Note that each $X_\ell$ and each $Y_\ell$ is an integer.

C. **Generating the feasible configurations (Step 1.2)**

The rounding down of the utilizations described in the previous section ensures that the utilizations of the tasks in $\tau_{hv}$ may only take one of the values in $S(\epsilon)$, providing the set $\tau_{hv}^{rd}$. In this section, using dynamic programming, we determine, in polynomial time, all the subsets of $\tau_{hv}^{rd}$ that can be partitioned upon $m_1$ processors of type-1 (resp., $m_2$ processors of type-2). Once all the feasible subsets (also referred to as feasible configurations) are determined, we use this information to assign a subset of tasks from $\tau_{hv}$ on type-1 and type-2 processors (described in Section IV-D).

**Definition 3 (feasible configurations).** Consider any $L$-tuple $T = (x_0, x_1, \ldots, x_{L-1})$ where $x_\ell \geq 0$, $\forall \ell \in [0, L-1]$, and let $\tau(T)$ denote a task set consisting exactly $x_\ell$ tasks $\tau_i$ of utilization $u_i = \epsilon(1 + \epsilon)^\ell$ for each $\ell$. The L-tuple $T$ is said to be a feasible configuration on $m_1$ processors of type-1 if and only if there exists a feasible partitioning for the corresponding task set $\tau(T)$ on $m_1$ processors of type-1. Analogously, we define an $L$-tuple $(y_0, y_1, \ldots, y_{L-1})$ with $v_i$ values that is a feasible configuration on $m_2$ processors of type-2.

The algorithm $A_{hv}$ uses the same approach as the one presented in [14] to determine all the configurations $(x_0, x_1, \ldots, x_{L-1})$ of tasks in $\tau_{hv}^{rd}$ (resp., $(y_0, y_1, \ldots, y_{L-1})$) that are feasible on $m_1$ processors of type-1 (resp., $m_2$ processors of type-2), in which $x_\ell \leq X_\ell \leq |\tau_{hv}|$ (resp., $y_\ell \leq Y_\ell \leq |\tau_{hv}|$) for each $\ell$, $0 \leq \ell < L$. This approach [14] is summarized below. As there are no more than $\Pi_{\ell=0}^{L-1} (1 + X_\ell) \leq \Pi_{\ell=0}^{L-1} (1 + |\tau_{hv}|) = O(n^L)$ such feasible configurations on type-1 processors (and the same holds for type-2 processors) and since $L$ is a constant for a given value of $\epsilon$, the time to determine all the feasible configurations is polynomial in $n$.

**Summary of the approach in [14]:** It constructs two separate tables: one table for storing the information about all the configurations on processors of type 1. The table for type-1 processors has $m_1$ rows and $\Pi_{\ell=0}^{L-1} (1 + X_\ell)$ columns. Each column corresponds to a different configuration and each cell has a value of $\{\text{yes}, \text{no}\}$. A cell in the $i$‘th row and the $j$‘th column is a “yes” if the corresponding configuration is feasible on $i$ processors of type-1. This table is filled row-wise starting with the first row. Filling in the first row is straightforward for all the configurations: it is a “yes” if the corresponding configuration, say $(x_0, x_1, \ldots, x_{L-1})$, is feasible on a single processor, i.e., if $\sum_{\ell=0}^{L-1} x_\ell \times \epsilon(1 + \epsilon)^\ell \leq 1$, it is a “no” otherwise. The $i$‘th row is filled in by using the entries of the $(i-1)$‘th row. Specifically, for the configuration corresponding to the $j$‘th column, say $(x_0, x_1, \ldots, x_{L-1})$, the cell at the $i$‘th row is a “yes” if and only if there exists two configurations $(x_0', x_1', \ldots, x_{L-1}')$ and $(x_0'', x_1'', \ldots, x_{L-1}'')$ such that

1. $(x_0', x_1', \ldots, x_{L-1}')$ is a feasible configuration on $(i-1)$ processors of type-1;
2. $(x_0'', x_1'', \ldots, x_{L-1}'')$ is a feasible configuration on one processor of type-1; and
3. $x_\ell = x_\ell' + x_\ell''$, for all $0 \leq \ell < L$.

For each cell in the $i$‘th row, there are polynomially many possible candidates for the role of $(x_0', x_1', \ldots, x_{L-1}')$; hence, each cell in the $i$‘th row can be filled in polynomial time. Similarly, the second table for type-2 processors is constructed.

**Note:** By using standard dynamic programming tricks which require storing additional information [14], we can obtain a task-to-processor assignment from the feasible configurations.

D. **Determining the partitioning (Step 1.3)**

Using the two configuration tables that were constructed in the previous step, we now determine a partitioning for (a subset of) the heavy tasks. The main idea is as follows. Suppose that the task set $\tau$ can indeed be partitioned on the given platform and let $H_{feas}$ denote (one of) the feasible partitioning. For each $\ell$, $0 \leq \ell < L$, let $x_\ell^{feas}$ denote the number of tasks $\tau_i$ satisfying $\epsilon(1 + \epsilon)^\ell \leq u_i < \epsilon(1 + \epsilon)^{\ell+1}$ that are assigned to type-1 processors in $H_{feas}$. Since $H_{feas}$ is a feasible partitioning, the configuration $(x_0^{feas}, x_1^{feas}, \ldots, x_{L-1}^{feas})$ must appear in the table constructed in the previous step for type-1 processors and the cell at the $m_1$‘th row of the corresponding column must contain “yes”. Analogously, the configuration $(y_0^{feas}, y_1^{feas}, \ldots, y_{L-1}^{feas})$ must appear in the table constructed for type-2 processors and the cell at the $m_2$‘th row of the corresponding column must contain “yes”. However, since we do not know which of the feasible configurations in our tables correspond to $H_{feas}$, we consider each ordered pair of configurations that are feasible on $m_1$ and $m_2$ processors of type-1 and type-2 respectively. Since there are only polynomially (i.e., $O(n^L)$) many distinct feasible configurations in each table, it follows that there are at most polynomially many such ordered pairs of feasible configurations to consider.

For each considered ordered pair of configurations, by assuming that they are the ones corresponding to $H_{feas}$, we
attempt to construct a similar task-to-processor assignment for the tasks in \( r_{\text{hvy}} \) as that of \( \mathcal{H}_{\text{feas}} \). The assignment obtained will be similar to \( \mathcal{H}_{\text{feas}} \) in the following sense: although the tasks assigned in both the assignments may not be the same, it holds that (as we show later), the sum of utilizations of the tasks assigned by our algorithm on each processor type does not exceed that of \( \mathcal{H}_{\text{feas}} \) by a factor of \( 1 + \epsilon \).

Let \( \{ (x_0, x_1, \ldots, x_{L-1}), (y_0, y_1, \ldots, y_{L-1}) \} \) denote the currently considered ordered pair of feasible configurations on \( n_1 \) and \( n_2 \) processors of type-1 and type-2, respectively. The algorithm \( A_{\text{hvy}} \) to determine the corresponding task-to-processor assignment of tasks from \( r_{\text{hvy}} \) is as follows.

**Step 1.3.1.** For each \( \ell \), \( 0 \leq \ell \leq L - 1 \), \( A_{\text{hvy}} \) assigns exactly \( x_\ell \) tasks \( \tau_i \) satisfying \( u_i^\text{rd} = \epsilon (1 + \epsilon)^\ell \) to type-1 processors. Specifically, for each \( \ell \),

1. If there are fewer than \( x_\ell \) such tasks in \( r_{\text{hvy}} \), then \( A_{\text{hvy}} \) declares failure with respect to this particular ordered pair of feasible configurations, and moves on to the next ordered pair of feasible configurations.
2. If there are exactly \( x_\ell \) such tasks then \( A_{\text{hvy}} \) assigns all of them to type-1 processors.
3. If there are more than \( x_\ell \) such tasks, it assigns \( x_\ell \) of them to type-1 processors by favoring those with larger \( v_i \).

**Step 1.3.2.** After assigning tasks to processors of type-1, \( A_{\text{hvy}} \) assigns the remaining tasks to processors of type-2 as follows.

For each \( \ell \), starting with \( \ell = L - 1 \) and repeatedly decreasing \( \ell \) by one until \( \ell = 0 \),

1. If there are less than \( y_\ell \) unassigned tasks \( \tau_i \) satisfying \( u_i^\text{rd} = \epsilon (1 + \epsilon)^\ell \) (say, \( n_1 \) tasks), then \( A_{\text{hvy}} \) assigns these \( n_1 \) tasks to type-2 processors. Then, \( A_{\text{hvy}} \) assigns \( y_\ell - n_1 \) other (unassigned) tasks \( \tau_j \) with smaller utilization on type-2 processors (i.e., \( u_j^\text{rd} < \epsilon (1 + \epsilon)^\ell \)), by favoring those with larger \( v_i \) and \( v_j \) within these tasks that are favored, those with larger \( u_i \) are favored.
2. If there are exactly \( y_\ell \) unassigned tasks \( \tau_i \) satisfying \( u_i^\text{rd} = \epsilon (1 + \epsilon)^\ell \) then all of them are assigned to type-2 processors.
3. If there are more than \( y_\ell \) unassigned tasks \( \tau_i \) satisfying both (i) \( u_i^\text{rd} = \epsilon (1 + \epsilon)^\ell \) and (ii) \( u_i^\text{rd} > 0 \), then \( A_{\text{hvy}} \) declares failure with respect to this particular ordered pair of feasible configurations and moves on to the next ordered pair of feasible configurations.
4. If there are more than \( y_\ell \) unassigned tasks \( \tau_i \) satisfying \( u_i^\text{rd} = \epsilon (1 + \epsilon)^\ell \) but not more than \( y_\ell \) of these tasks have \( u_i^\text{rd} > 0 \), then \( A_{\text{hvy}} \) assigns \( y_\ell \) of these tasks by favoring those with larger \( u_i \).

**Step 1.3.3.** If any task \( \tau_i \) remains unassigned with both \( u_i^\text{rd} > 0 \) and \( v_i^\text{rd} > 0 \), \( A_{\text{hvy}} \) declares failure with respect to this particular ordered pair of feasible configurations, and moves on to the next ordered pair of feasible configurations.

If \( A_{\text{hvy}} \) did not declare failure in any of the above steps, implying that all the tasks with \( u_i \geq \epsilon \land v_i \geq \epsilon \) are assigned (and may be few other tasks from \( r_{\text{hvy}} \) with \( u_i \geq \epsilon \land v_i < \epsilon \) or \( u_i < \epsilon \land v_i \geq \epsilon \)) then algorithm \( A_{\text{hvy}} \) declares failure with respect to the ordered pair of feasible configurations under consideration. This algorithm, \( A_{\text{hvy}} \), is presented in Section V.

**E. Assignment analysis**

Let \( \mathcal{H}_{\text{hvy}} \) denote the assignment of the heavy tasks returned by \( A_{\text{hvy}} \). In this section, we show that in \( \mathcal{H}_{\text{hvy}} \), the subset of tasks assigned to each processor consumes no more than \((1 + \epsilon)\) of the capacity of that processor.

**Definition 4 (The subsets \( \mathcal{H}_{\text{hvy}} \))** We denote by \( \Gamma_{\text{hvy}}^1, \Gamma_{\text{hvy}}^2 \subseteq r_{\text{hvy}} \) the subsets of tasks assigned to the processors of type-1 (resp., type-2) in the assignment \( \mathcal{H}_{\text{hvy}} \) returned by the algorithm, \( A_{\text{hvy}} \).

**Note:** Hereafter, we use the notation \( \tau \) for the subsets of tasks that we explicitly define (like \( r_{\text{hvy}} \) and \( r_{\text{gt}} \), for example), \( \Gamma \) for the subsets of tasks returned by the different steps of our PTAS and \( \Phi \) for the subsets of tasks assigned in \( \mathcal{H}_{\text{feas}} \).

We know that the ordered pair of feasible configurations \( \{ (x_0^\text{feas}, x_1^\text{feas}, \ldots, x_{L-1}^\text{feas}), (y_0^\text{feas}, y_1^\text{feas}, \ldots, y_{L-1}^\text{feas}) \} \) corresponding to the feasible partitioning \( \mathcal{H}_{\text{feas}} \) must be present in the tables constructed in Step 1.2 (in Section IV-C). Therefore, this particular ordered pair of feasible configurations (denoted by \( \Phi_{\text{feas}} \) hereafter) will come to be considered by \( A_{\text{hvy}} \).

**Lemma 1.** If \( \Phi_{\text{feas}} \) is the ordered pair of feasible configurations currently under consideration by \( A_{\text{hvy}} \), then \( A_{\text{hvy}} \) successfully terminates (i.e., without declaring failure) and it holds that every task \( \tau_i \in \Gamma_{\text{hvy}} \) can be \((1 + \epsilon)\) mapped to exactly one task \( \tau_k \) that is assigned to a type-1 processor in \( \mathcal{H}_{\text{feas}} \) such that \( u_i \leq (1 + \epsilon)u_k \). An analogous property holds for the tasks in \( \Gamma_{\text{hvy}}^2 \) (such that \( v_i \leq (1 + \epsilon)v_k \)).

**Proof:** First, let us focus on the tasks in \( \Gamma_{\text{hvy}}^1 \). In Step 1.3.1, for each \( \ell \in [0, L - 1] \), it is straightforward (from the fact that we consider the ordered pair \( \Phi_{\text{feas}} \)) to see that \( A_{\text{hvy}} \) successfully assigns exactly \( x_\ell^\text{feas} \) tasks \( \tau_i \) satisfying \( \epsilon (1 + \epsilon)^\ell \leq u_i < \epsilon (1 + \epsilon)^{\ell+1} \) to type-1 processors (through either case 1.3.1.2 or 1.3.1.3). While these may not be the same tasks as those that are assigned to these processors in \( \mathcal{H}_{\text{feas}} \), the utilization of each task does not exceed that of the corresponding task assigned in \( \mathcal{H}_{\text{feas}} \) by more than a factor of \((1 + \epsilon)\). Hence the lemma holds for the heavy tasks in \( \Gamma_{\text{hvy}} \).

Now, let us focus on Step 1.3.2, i.e., on the tasks in \( \Gamma_{\text{hvy}}^2 \). If \( A_{\text{hvy}} \) terminates without declaring failure then it means that for each \( \ell \in [0, L - 1] \), \( A_{\text{hvy}} \) went through either case 1.3.2.1, 1.3.2.2 or 1.3.2.4 and it is trivial to see that the lemma holds for all these cases. Indeed, for each task \( \tau_i \), with \( \epsilon (1 + \epsilon)^\ell \leq u_i < \epsilon (1 + \epsilon)^{\ell+1} \) that is assigned to processors of type-2 through one of these cases, there is a task, say \( \tau_k \), also with \( \epsilon (1 + \epsilon)^\ell \leq v_k < \epsilon (1 + \epsilon)^{\ell+1} \), which is also assigned to processors of type-2 in \( \mathcal{H}_{\text{feas}} \) (since we consider the ordered pair \( \Phi_{\text{feas}} \)).

Since we have shown that the lemma holds as long as \( A_{\text{hvy}} \) does not declare failure, we now show that \( A_{\text{hvy}} \) cannot fail while considering the ordered pair \( \Phi_{\text{feas}} \) of feasible configurations. For a failure to occur, it is necessary for \( A_{\text{hvy}} \) to go through case 1.3.2.3, i.e., there must be some \( \ell \in [0, L - 1] \) such that there are strictly more than \( y_\ell^\text{feas} \) tasks \( \tau_i \) yet unassigned, that satisfy both \( u_i^\text{rd} = \epsilon (1 + \epsilon)^\ell \) and \( u_i^\text{rd} > 0 \). Let us consider the largest such \( \ell \) and denote by \( n_1 > y_\ell^\text{feas} \) the number of tasks satisfying both the aforementioned conditions.
Recall that in $\mathcal{H}_{feas}$, $y^\ell_{feas}$ tasks $\tau_i$ with $v^\ell_i = \epsilon(1 + \epsilon)^\ell$ are assigned to type-2 processors. Therefore, it must be the case that in $\mathcal{H}_{feas}$, some of the $n-1$ $y^\ell_{feas}$ "additional" tasks were assigned to type-1 processors. Let $\tau_j$ denote one of these additional tasks, thus satisfying $v^\ell_j = \epsilon(1 + \epsilon)^\ell$ and $w^\ell_j = (1 + \epsilon)^x > 0$, for some $x \in [0, L - 1]$. Since this task $\tau_j$ has not been assigned yet by $A_{hvy}$, we know that at the time $A_{hvy}$ was assigning tasks in Step 1.3.1 with $\ell = x$, it went through case 1.3.1.3 and instead of choosing to assign $\tau_j$, it chose to assign another task $\tau_k \neq \tau_j$, also with $w^\ell_k = \epsilon(1 + \epsilon)^x$, that is assigned to type-2 processors in $\mathcal{H}_{feas}$. Furthermore, according to case 1.3.1.3, it must hold that $v^\ell_k \geq v^\ell_j = \epsilon(1 + \epsilon)^\ell$. Now, two cases may arise.

1) If $v^\ell_k = v^\ell_j = \epsilon(1 + \epsilon)^\ell$ then $\tau_k$ is one of the $y^\ell_{feas}$ tasks assigned to type-2 processors in $\mathcal{H}_{feas}$ and, since $A_{hvy}$ assigned $\tau_k$ to type-1 processors, there is a free "slot" on type-2 processors in which $\tau_j$ can fit. This contradicts our assumption that $\tau_j$ is unassigned at this time instant.

2) If $v^\ell_k > v^\ell_j = \epsilon(1 + \epsilon)^\ell$ then $\tau_k$ is one of the $y^\ell_{feas}$ tasks (with $r > \ell$) assigned to type-2 processors in $\mathcal{H}_{feas}$ and, since $A_{hvy}$ assigned $\tau_k$ to type-1 processors, there was a free slot on type-2 processors in Step 1.3.2, when $\ell$ was equal to $r$. At this moment, when $\ell = r$, $A_{hvy}$ necessarily went through case 1.3.2.1 and since this case allows tasks with smaller utilization on type-2 processors to be accommodated in unused slots that were reserved for tasks with larger utilization, $\tau_j$ must have been assigned at that moment. This contradicts our assumption that $\tau_j$ is unassigned at this time instant.

Hence, we can conclude that $A_{hvy}$ does not declare failure for the ordered pair $P^{feas}$ of feasible configurations and the lemma holds for every task in $\Gamma^1_{hvy} \cup \Gamma^2_{hvy}$.

**Definition 5 (The corresponding sets $\Phi^1_{hvy}$ and $\Phi^2_{hvy}$).** We define by $\Phi^1_{hvy}$ the set of tasks assigned to type-1 processors in $\mathcal{H}_{feas}$ such that each task $\tau_k \in \Phi^1_{hvy}$ can be mapped to exactly one task $\tau_i \in \Gamma^1_{hvy}$ (bijective relation, implying $|\Phi^1_{hvy}| = |\Gamma^1_{hvy}|$) and for which $u_i \leq (1 + \epsilon)u_k$. The set $\Phi^2_{hvy}$ is defined analogously (for which $v_i \leq (1 + \epsilon)v_k$).

**Lemma 2.** After assigning the tasks in $\tau_{hvy}$, we have

$$\sum_{\tau_i \in \Gamma^1_{hvy}} u_i \leq (1 + \epsilon)m_1$$

and

$$\sum_{\tau_i \in \Gamma^2_{hvy}} v_i \leq (1 + \epsilon)m_2$$

**Proof:** We show only the proof of Expression (4), as the proof of Expression (5) is quite similar. The proof is a direct consequence of Lemma 1. We know from Lemma 1 and Definition 5 that there exists a 1:1 mapping between every task $\tau_i$ in $\Gamma^1_{hvy}$ and every task $\tau_k \in \Phi^1_{hvy}$ such that $u_i \leq (1 + \epsilon)u_k$. Therefore, since $|\Phi^1_{hvy}| = |\Gamma^1_{hvy}|$ (from the bijective relation between the two sets), we have:

$$\sum_{\tau_i \in \Gamma^1_{hvy}} u_i \leq (1 + \epsilon) \sum_{\tau_k \in \Phi^1_{hvy}} u_k$$

Finally, we know from the feasibility of $\mathcal{H}_{feas}$ that $\sum_{k \in \Phi^1_{hvy}} u_k \leq m_1$ and hence $\sum_{\tau_i \in \Gamma^1_{hvy}} u_i \leq (1 + \epsilon)m_1$. \(\blacksquare\)

**V. Assigning the Tasks in $\tau_{int}$ (Step 2)**

The tasks from $\tau_{hvy}$ that were not assigned by algorithm $A_{hvy}$ form the set $\tau_{int}$, i.e., $\tau_{int} = \tau_{hvy} \setminus \{\Gamma^1_{hvy} \cup \Gamma^2_{hvy}\}$. Let us partition $\tau_{int}$ into two subsets $\tau^1_{int}$ and $\tau^2_{int}$ as follows:

$$\tau^1_{int} = \{\tau_i \in \tau_{int} | u_i < \epsilon \text{ and } v_i \geq \epsilon\}$$

$$\tau^2_{int} = \{\tau_i \in \tau_{int} | u_i \geq \epsilon \text{ and } v_i < \epsilon\}$$

**A. The description of the algorithm $A_{int}$**

The algorithm $A_{int}$ to assign the tasks in $\tau_{int}$ is as follows:

1) Assign all the tasks in $\tau^1_{int}$ to type-1 processors using the wrap-around technique. This technique works as follows. Take the first processor of type-1 and assign as many of the tasks as possible from $\tau^1_{int}$ "integrally" onto that processor. When a task fails to be assigned integrally, assign that task "fractionally" such that the current processor is filled completely and the remaining fraction is assigned to the next processor of type-1, continue this procedure until all the tasks from $\tau^1_{int}$ are assigned to type-1 processors.

2) Analogously, assign all the tasks in $\tau^2_{int}$ to type-2 processors using the wrap-around technique.

**B. Assignment analysis**

We now show that for a task set $\tau$ that is feasible on a platform $\pi$, $A_{int}$ always succeeds in assigning all the tasks in $\tau_{int}$ to type-1 processors on a platform $\pi(1+\epsilon)$. That is, if $\Gamma^1_{int}$ and $\Gamma^2_{int}$ denote the set of tasks assigned to type-1 and type-2 processors by $A_{int}$, we have $\Gamma^1_{int} = \tau^1_{int}$ and $\Gamma^2_{int} = \tau^2_{int}$.

In the following lemma, we make use of the fact that the two sets of tasks $\Gamma^1_{hvy}$ and $\Gamma^2_{hvy}$ have been obtained by algorithm $A_{hvy}$, using the ordered pair $P^{feas}$ of feasible configurations.

**Lemma 3.** After assigning all the tasks in $\tau_{int}$ using the ordered pair of feasible configurations, we have:

$$\sum_{\tau_i \in \Gamma^1_{hvy}} u_i + \sum_{\tau_i \in \Gamma^2_{hvy}} u_i \leq (1 + \epsilon)m_1$$

and

$$\sum_{\tau_i \in \Gamma^1_{hvy}} v_i + \sum_{\tau_i \in \Gamma^2_{hvy}} v_i \leq (1 + \epsilon)m_2$$

**Proof:** In the feasible assignment $\mathcal{H}_{feas}$, $|\tau^1_{int}|$ number of tasks with $u_i < \epsilon \wedge v_i \geq \epsilon$ must have been assigned to type-1 processors. This is a consequence of the fact that $P^{feas}$ contains exactly the same number of tasks with utilization $\geq \epsilon$ on the processor that they are assigned to, as in $\mathcal{H}_{feas}$. Let $\Phi^1_{hvy}$ denote the set of tasks with $u_i < \epsilon \wedge v_i \geq \epsilon$ that are assigned to type-1 processors in $\mathcal{H}_{feas}$. Since $\mathcal{H}_{feas}$ is a feasible assignment, it holds that

$$\sum_{\tau_i \in \Phi^1_{hvy}} u_i + \sum_{\tau_i \in \Phi^1_{hvy}} v_i \leq m_1$$

Since the number of tasks with $u_i < \epsilon \wedge v_i \geq \epsilon$ that have been assigned to type-1 processors is same in both $\mathcal{H}_{feas}$ and the assignment computed by our algorithm, we have $|\tau^1_{int}| = |\Phi^1_{hvy}| = |\Gamma^1_{int}|$. Here, it is worth recalling Step 1.3.1.3 and Step 1.3.2.4 of algorithm $A_{hvy}$. In these steps, while assigning the tasks to processors of type-1 (resp., type-2), when $A_{hvy}$ has to choose few tasks to assign from the available set of tasks, it always chooses those tasks that
have a larger utilization on type-2 (resp., type-1) processors (leaving “easier” tasks for \( \Lambda_{\text{int}} \) to assign). Now coming back to algorithm \( \Lambda_{\text{int}} \), although the tasks (with \( u_i < \epsilon < \tau_i \geq 1 \)) assigned by \( \Lambda_{\text{int}} \) to type-1 processors may not be the same as those assigned by \( \mathcal{H}_{\text{frac}} \), we can infer that:

\[
\sum_{\tau_i \in \tau_{\text{int}}} u_i \leq \sum_{\tau_i \in \tau_{\text{int}}} \max(1, x \times m_1)
\]

Applying Inequality (6) and (12) on (11) and then performing some arithmetic manipulations (see [15] for details), we get:

\[
\sum_{\tau_i \in \tau_{\text{int}}} u_i + \sum_{\tau_i \in \tau_{\text{int}}} \max(1, x \times m_1) \leq (1 + x) \times m_1
\]

Using similar reasoning as above, we can show that Expression (10) holds as well. Hence the proof.

**Corollary 1.** After assigning the tasks in \( \tau_{\text{int}} \), we have:

\[
\sum_{\tau_i \in \tau_{\text{int}}^{1}} u_i \leq (1 + \epsilon) \times \sum_{\tau_i \in \tau_{\text{int}}^{1}} u_i
\]

and

\[
\sum_{\tau_i \in \tau_{\text{int}}^{2}} v_i \leq (1 + \epsilon) \times \sum_{\tau_i \in \tau_{\text{int}}^{2}} v_i
\]

**Proof:** Inequality (13) follows from Expressions (6) and (12) (since \( \Gamma_{\text{int}}^{1} = \tau_{\text{int}}^{1} \)) and Inequality (14) can be inferred from analogous expressions for type-2 processors.

**VI. ASSIGNING THE TASKS IN \( \tau_{\text{frac}} \) (STEP 3)**

Let us partition \( \tau_{\text{frac}} \) into \( \tau_{\text{frac}}^{1} \) and \( \tau_{\text{frac}}^{2} \) as follows:

\[
\tau_{\text{frac}}^{1} = \{ \tau_i \in \tau_{\text{frac}} | u_i \leq v_i \}
\]

\[
\tau_{\text{frac}}^{2} = \{ \tau_i \in \tau_{\text{frac}} | u_i > v_i \}
\]

**A. The description of the algorithm \( \Lambda_{\text{frac}} \)**

The pseudo-code for assigning tasks in \( \tau_{\text{frac}} \) is shown in Algorithm 1 (which uses the \textit{fract-next-fit} subroutine shown in Algorithm 2). The intuition behind the design of this algorithm is that, assuming a platform, \( \Pi^{(1+2\epsilon)} \), first we assign tasks to processors on which they have a smaller utilization (lines 1 and 2). Then, if there are remaining tasks, these have to be assigned to processors on which they have a larger utilizations (lines 7 and 15).

**B. Assignment analysis**

First, we present some useful result in Lemma 4, obtained by relating the problem under consideration to the fractional knapsack problem (see Chapter 16.2 in [16]). This result will be used in Lemma 5. The relation between the fractional knapsack problem and the problem under consideration was explored in [13]. Lemma 4 is an adaptation of Lemma 5 in [13]. Hence, we only state the lemma here. The detailed description of the fractional knapsack problem, its relation with the task assignment problem and the proof of Lemma 4 can be found in Appendix A in [15].

\[2\]While assigning tasks to type-1 processors, if a task cannot be assigned integrally on \( m_1 \)th processor (the last processor of type-1), then assign a fraction of that task such that \( m_1 \)th processor is fully utilized and assign the rest of the fraction to \( m_2 \)th processor (the last processor of type-2). This task is denoted by \( \tau_j \) later in the proofs — in Section VII. This is not shown in the pseudo-code explicitly for ease of representation.

**Algorithm 1: \( \Lambda_{\text{frac}} \): An algorithm to assign \( \tau_{\text{frac}} \) tasks**

1. \( \Gamma_{\text{frac}}^{1} := \text{fract-next-fit}(\tau_{\text{frac}}^{1}, m_1) \)
2. \( \Gamma_{\text{frac}}^{2} := \text{fract-next-fit}(\tau_{\text{frac}}^{2}, m_2) \)
3. if \( (\Gamma_{\text{frac}}^{1} = \tau_{\text{frac}}^{1} \land \Gamma_{\text{frac}}^{2} = \tau_{\text{frac}}^{2}) \) then declare SUCCESS
4. if \( (\Gamma_{\text{frac}}^{1} \neq \tau_{\text{frac}}^{1} \land \Gamma_{\text{frac}}^{2} = \tau_{\text{frac}}^{2}) \) then declare FAILURE
5. if \( (\Gamma_{\text{frac}}^{1} \neq \tau_{\text{frac}}^{1} \land \Gamma_{\text{frac}}^{2} \neq \tau_{\text{frac}}^{2}) \) then
   6. \( \Gamma_{\text{frac}}^{1} := \tau_{\text{frac}}^{1} \setminus \Gamma_{\text{frac}}^{1} \)
   7. if \( (\text{fract-next-fit}(\Gamma_{\text{frac}}^{2}, m_2) = \Gamma_{\text{frac}}^{2}) \) then
      8. declare SUCCESS
      9. else
         10. declare FAILURE
       11. end
  12. end
13. if \( (\Gamma_{\text{frac}}^{1} = \tau_{\text{frac}}^{1} \land \Gamma_{\text{frac}}^{2} \neq \tau_{\text{frac}}^{2}) \) then
   14. \( \Gamma_{\text{frac}}^{2} := \tau_{\text{frac}}^{2} \setminus \Gamma_{\text{frac}}^{2} \)
   15. if \( (\text{fract-next-fit}(\Gamma_{\text{frac}}^{1}, m_1) = \Gamma_{\text{frac}}^{1}) \) then
      16. declare SUCCESS
      17. else
         18. declare FAILURE
       19. end
20. end

**Algorithm 2: fract-next-fit(ts, ps): Next-fit bin-packing with fractional assignment of tasks**

**Input:** set of tasks; \( \text{ps} \): set of processors

**Output:** set of tasks that were assigned successfully

1. If \( \text{ps} \) consists of type-1 (resp., type-2) processors, then sort \( ts \) by decreasing \( v_i, u_i \) (resp., increasing \( v_i, u_i \)). Use any order for processors \( \text{ps} \), but maintain it during the execution of \( \text{fract-next-fit} \).
2. Assign tasks using \( \text{wrap-around technique} \).
3. Return the set of successfully assigned tasks.

**Lemma 4.** Consider a task set \( T \) and a two-type platform conforming to the system model of Section II. Let us partition \( T \) into two disjoint subsets, \( T^1 \) and \( T^2 \) as follows:

\[
T = T^1 \cup T^2
\]

\[
\forall \tau_i \in T^1 : u_i \leq v_i
\]

\[
\forall \tau_i \in T^2 : u_i > v_i
\]

Let \( x \) denote a real number such that \( 0 \leq x \leq m_1 \).

Let \( A_1 \) denote a subset of \( T^1 \) such that \( \sum_{\tau_i \in A_1} u_i > m_1 - x \) and for every pair of tasks \( \tau_i \in A_1 \) and \( \tau_j \in T^1 \setminus A_1 \) it holds that \( \frac{u_i}{u_j} \leq 1 - \frac{m_1 - x}{m_1} \).

Let \( A_2 \) denote \( T^1 \setminus A_1 \).

Let \( B_1 \) denote a subset of \( T^2 \) such that \( \sum_{\tau_i \in B_1} u_i \leq m_1 - x \) and \( B_2 \) denote \( \tau \setminus B_1 \). It then holds that:

\[
\sum_{\tau_i \in A_1} u_i + \sum_{\tau_i \in A_2} u_i + \sum_{\tau_i \in B_1} v_i \leq \sum_{\tau_i \in A_1} u_i + \sum_{\tau_i \in B_2} v_i
\]

**Lemma 5.** Let \( \Gamma_{\text{frac}}^{1} \) and \( \Gamma_{\text{frac}}^{2} \) be the subset of tasks from \( \tau_{\text{frac}} \) that are assigned by \( \Lambda_{\text{frac}} \) to type-1 and type-2 processors, respectively. After assigning all the tasks from \( \tau_{\text{frac}} \), we have:

\[
\sum_{\tau_i \in \Gamma_{\text{frac}}^{1}} u_i + \sum_{\tau_i \in \Gamma_{\text{frac}}^{2}} u_i + \sum_{\tau_i \in \tau_{\text{frac}}^{1}} u_i \leq (1 + 2\epsilon)m_1
\]

and

\[
\sum_{\tau_i \in \Gamma_{\text{frac}}^{2}} v_i + \sum_{\tau_i \in \tau_{\text{frac}}^{2}} v_i + \sum_{\tau_i \in \tau_{\text{frac}}^{1}} v_i \leq (1 + 2\epsilon)m_2
\]

where

1. all the tasks in \( \tau_{\text{hvy}} \setminus \tau_{\text{int}} \) are assigned integrally
2) some tasks in $\tau_{\text{int}}$ are assigned fractionally and the rest are assigned integrally

3) some tasks in $\tau_{\text{int}}$ are assigned fractionally and the rest are assigned integrally

Proof: Informally, the claim can be written as follows: if there exists a feasible partitioning for a task set $\tau$ on a two-type platform $\pi$ then algorithms $A_{\text{hvy}}$, $A_{\text{int}}$ and $A_{\text{light}}$ succeed in assigning the tasks in $\tau$ on a platform $\pi^{(1+2\e)}$, with some tasks assigned fractionally. We already know from Lemma 3 that after assigning the tasks in $\tau_{\text{hvy}} \setminus \tau_{\text{int}}$ and $\tau_{\text{int}}$ using algorithms $A_{\text{hvy}}$ and $A_{\text{int}}$, respectively, the sum of the utilizations of the tasks assigned on type-1 (resp., type-2) processors does not exceed $(1+\e)m_1$ (resp., $(1+\e)m_2$).

Therefore, we need to show that after assigning the tasks in $\tau_{\text{int}}$ by using algorithm $A_{\text{int}}$, the sum of the utilizations of the tasks assigned on processors of type-1 (resp., type-2) does not exceed $(1+2\e)m_1$ (resp., $(1+2\e)m_2$). An equivalent claim is that, after assigning tasks in $\tau_{\text{hvy}} \setminus \tau_{\text{int}}$ and $\tau_{\text{int}}$ by using algorithms $A_{\text{hvy}}$ and $A_{\text{int}}$ respectively, if $A_{\text{int}}$ fails to assign the tasks of $\tau_{\text{int}}$ (with fractional assignment of tasks allowed) on platform $\pi^{(1+2\e)}$ then there does not exist a feasible partitioning of the tasks on $\tau$ on platform $\pi$. Here, we prove this equivalent claim by contradiction. Assume that there exists a feasible assignment $H_{\text{feas}}$ of $\tau$ on $\pi$ but $A_{\text{int}}$ fails to assign the tasks in $\tau_{\text{int}}$ on $\pi^{(1+2\e)}$ (after $A_{\text{hvy}}$ and $A_{\text{int}}$ successfully assigned the tasks of $\tau_{\text{hvy}} \setminus \tau_{\text{int}}$ and $\tau_{\text{int}}$). Since $A_{\text{int}}$ failed to assign these tasks, it must have declared FAILURE and we explore all possibilities for this to occur:

**Failure on line 4 in Algorithm 1:** From the case, we have $\Gamma_{\text{int}}^1 \subset \tau_{\text{int}}$ and $\Gamma_{\text{int}}^2 \subset \tau_{\text{int}}$. Therefore, when executing line 1 in $A_{\text{int}}$ there was a task $\tau_{f_1} \in \tau_{\text{int}} \setminus \Gamma_{\text{int}}^1$, which could not be assigned to type-1 processors and similarly, when executing line 2 in $A_{\text{int}}$ there was a task $\tau_{f_2} \in \tau_{\text{int}} \setminus \Gamma_{\text{int}}^2$, which could not be assigned to type-2 processors. Hence, we have:

$$\sum_{p \in P^1} U[p] + u_{f_1} > m_1(1+2\e) = m_1 + 2m_1\epsilon$$  \hspace{1cm} (23)

and

$$\sum_{p \in P^2} U[p] + u_{f_2} > m_2(1+2\e) = m_2 + 2m_2\epsilon$$  \hspace{1cm} (24)

where $P^1$ and $P^2$ denote the set of type-1 and type-2 processors respectively and $U[p]$ denotes the sum of the utilization of the tasks assigned on processor $p$.

Since $\tau_{f_1} \in \tau_{\text{int}} \setminus \Gamma_{\text{int}}^1 \Rightarrow \tau_{\text{int}} \setminus \Gamma_{\text{int}}^1 \Rightarrow u_{f_1} \leq \epsilon \leq m_1\epsilon$ and analogously since $\tau_{f_2} \in \tau_{\text{int}} \setminus \Gamma_{\text{int}}^2$, we know that $v_{f_2} < \epsilon \leq m_2\epsilon$. Using these on Expressions (23) and (24), we get:

$$\sum_{p \in P^1} U[p] > m_1(1+\epsilon)$$  \hspace{1cm} (25)

and

$$\sum_{p \in P^2} U[p] > m_2(1+\epsilon)$$  \hspace{1cm} (26)

Observe that (i) the set of tasks that has been assigned on type-1 processors so far is $\Gamma_{\text{hvy}} \cup \Gamma_{\text{int}}^1$ and a strict subset of $\tau_{\text{int}}^1$, and (ii) the set of tasks assigned on type-2 processors is $\Gamma_{\text{hvy}} \cup \Gamma_{\text{int}}^2$ and a strict subset of $\tau_{\text{int}}^2$. Therefore, it holds from Expression (25) and (26) that:

$$\sum_{\tau_i \in \Phi_{\text{hvy}} \cup \Gamma_{\text{int}}^1} u_i + \sum_{\tau_i \in \tau_{\text{int}}^1} u_i > m_1(1+\epsilon)$$  \hspace{1cm} (27)

$$\sum_{\tau_i \in \Phi_{\text{hvy}} \cup \Gamma_{\text{int}}^1} v_i + \sum_{\tau_i \in \tau_{\text{int}}^1} v_i > m_2(1+\epsilon)$$  \hspace{1cm} (28)

Applying Expression (13) and (14) on Expression (27) and (28) respectively, performing some arithmetic manipulations and summing the resulting expressions (see [15] for details) yields:

$$\sum_{\tau_i \in \Phi_{\text{hvy}} \cup \Gamma_{\text{int}}^1} u_i + \sum_{\tau_i \in \tau_{\text{int}}^1} u_i > m_1 + m_2$$  \hspace{1cm} (29)

It is trivial to see that assigning all the tasks of $\tau_{\text{int}}^1$ and $\tau_{\text{int}}^2$ to type-1 and type-2 processors, respectively (as in the above expression), requires the minimum processing capacity. Hence, Expression (29) continues to hold for any other assignment of these tasks, implying that $H_{\text{feas}}$ cannot be a feasible assignment, which leads to a contradiction.

**Failure on line 10 in Algorithm 1:** From the case, we have $\Gamma_{\text{int}}^1 \subset \tau_{\text{int}}^1$ and $\Gamma_{\text{int}}^2 \subset \tau_{\text{int}}^2$. Therefore, when executing line 7 in $A_{\text{light}}$ there was a task $\tau_f \in \tau_{\text{int}}^1 \setminus \Gamma_{\text{int}}^1$, which was attempted on type-2 processors but failed. Hence, we have:

$$\sum_{p \in P^2} U[p] + v_f > m_2(1+2\e)$$  \hspace{1cm} (30)

We know that the tasks assigned to type-2 processors at this stage are $\Gamma_{\text{hvy}} \cup \Gamma_{\text{int}}^2 \cup \Gamma_{\text{int}}^2$, and a strict subset of tasks from $\tau_{\text{int}}^1$ (line 7). Therefore, we can rewrite Expression (30) as:

$$\sum_{\tau_i \in \Phi_{\text{hvy}} \cup \Gamma_{\text{int}}^2} v_i + \sum_{\tau_i \in \tau_{\text{int}}^2} v_i > m_2$$  \hspace{1cm} (31)

Since $\tau_f \in \tau_{\text{int}}^1 \setminus \Gamma_{\text{int}}^1$, we know that $v_f < \epsilon \leq m_2\epsilon$. Using this on Expression (31), then applying Expression (14) and finally performing some arithmetic manipulations (see [15] for details) gives us:

$$\sum_{\tau_i \in \Phi_{\text{hvy}} \cup \Gamma_{\text{int}}^1} v_i + \sum_{\tau_i \in \tau_{\text{int}}^1} v_i > m_2$$  \hspace{1cm} (32)

We also know that, when $A_{\text{light}}$ executed line 1 (where it performed $\text{frac-next-fit}$), there must have been a task $\tau_{f_1} \in \tau_{\text{int}}^1 \setminus \Gamma_{\text{int}}^1$, which was attempted on type-1 processors but failed to be assigned. Note that this task $\tau_{f_1}$ may be the same as $\tau_f$ mentioned above or it may be different. Because it was not possible to assign $\tau_{f_1}$ on type-1 processors, we know that:

$$\sum_{p \in P^1} U[p] + u_{f_1} > m_1(1+2\epsilon)$$  \hspace{1cm} (33)

We know that the tasks assigned to type-1 processors are $\Gamma_{\text{hvy}} \cup \Gamma_{\text{int}}^1 \cup \Gamma_{\text{int}}^1$ and thus, we rewrite Expression (33) as:

$$\sum_{\tau_i \in \Phi_{\text{hvy}} \cup \Gamma_{\text{int}}^1 \cup \Gamma_{\text{int}}^1} u_i > m_1(1+2\e) - u_{f_1}$$  \hspace{1cm} (34)

Since $\tau_{f_1} \in \tau_{\text{int}}^1 \setminus \Gamma_{\text{int}}^1$, we have $u_{f_1} < \epsilon \leq 2\epsilon$. Using this on Expression (34), then applying Expression (13) and finally performing some arithmetic manipulations (see [15] for details) gives us:

$$\sum_{\tau_i \in \Phi_{\text{hvy}} \cup \Gamma_{\text{int}}^1 \cup \Gamma_{\text{int}}^1} u_i + \sum_{\tau_i \in \Phi_{\text{hvy}} \cup \Gamma_{\text{int}}^1 \cup \Gamma_{\text{int}}^1} u_i > m_1$$  \hspace{1cm} (35)

Finally, Expression (35) can be rewritten as:
Let us now discuss the feasible assignment $\mathcal{H}_{\text{feas}}$. Let $\Phi_{\text{lgt}}^i$ denote the set of tasks assigned to type-1 processors in $\mathcal{H}_{\text{feas}}$, excluding those in $\Phi_{\text{hvy}}^1 \cup \Phi_{\text{int}}^1$. Similarly, let $\Phi_{\text{lgt}}^2$ denote the set of tasks assigned to type-2 processors in $\mathcal{H}_{\text{feas}}$, excluding those in $\Phi_{\text{hvy}}^2 \cup \Phi_{\text{int}}^2$. Since, by assumption, $\mathcal{H}_{\text{feas}}$ succeeds in assigning all the tasks in $\tau$ to the processors, it holds that:

$$\sum_{\tau_i \in \Phi_{\text{lgt}}^1} u_i + \sum_{\tau_i \in \Phi_{\text{lgt}}^2} v_i + \sum_{\tau_i \in \Phi_{\text{hvy}}^1} u_i + \sum_{\tau_i \in \Phi_{\text{hvy}}^2} v_i = m_1 \tag{37}$$

and

$$\sum_{\tau_i \in \Phi_{\text{lgt}}^1} u_i + \sum_{\tau_i \in \Phi_{\text{lgt}}^2} v_i + \sum_{\tau_i \in \Phi_{\text{hvy}}^1} u_i + \sum_{\tau_i \in \Phi_{\text{hvy}}^2} v_i = m_2 \tag{38}$$

Expression (37) can be rewritten as:

$$\sum_{\tau_i \in \Phi_{\text{lgt}}^1} u_i + \sum_{\tau_i \in \Phi_{\text{lgt}}^2} v_i \leq m_1 - \left( \sum_{\tau_i \in \Phi_{\text{hvy}}^1} u_i + \sum_{\tau_i \in \Phi_{\text{hvy}}^2} v_i \right) \tag{39}$$

We can now reason about the inequalities we obtained about the assignment $\mathcal{H}_{\text{feas}}$ and the one constructed by $A_{\text{lgt}}$. We can see that Expressions (36) and (39), with $x = \sum_{\tau_i \in \Phi_{\text{hvy}}^1} u_i + \sum_{\tau_i \in \Phi_{\text{hvy}}^2} v_i$, ensure that the assumptions of Lemma 4 are true, given the ordering of tasks in $\tau_{\text{lgt}}$ during assignment over type-1 processors (line 1 in Algorithm 2), which ensures that $\forall \tau_i \in \Gamma_{\text{lgt}}^1, \forall \tau_j \in \Gamma_{\text{lgt}}^2: \frac{\tau_i}{\tau_j} \geq \frac{\tau_j}{\tau_i}$. By applying Lemma 4 with the following input:

- $T = \tau \setminus (\Phi_{\text{hvy}}^1 \cup \Phi_{\text{hvy}}^2 \cup \Phi_{\text{int}}^1 \cup \Phi_{\text{int}}^2)$,
- $T' = \tau_{\text{lgt}}, T'' = \tau_{\text{lgt}}^2$,
- $x = \sum_{\tau_i \in \Phi_{\text{hvy}}^1} u_i + \sum_{\tau_i \in \Phi_{\text{hvy}}^2} v_i$,
- $A1$ is $\Gamma_{\text{lgt}}^1$,
- $A2$ is $\Gamma_{\text{lgt}}^2$,
- Note that for every pair of tasks $\tau_i \in A1$ and $\tau_j \in A2$ it holds that $\frac{\tau_i}{\tau_j} - 1 \geq \frac{\tau_j}{\tau_i} - 1$,
- $B1$ is $\Phi_{\text{hvy}}^1$,
- $B2$ is $\Phi_{\text{hvy}}^2$,
we get:

$$\sum_{\tau_i \in \Gamma_{\text{lgt}}^1} u_i + \sum_{\tau_i \in \Gamma_{\text{lgt}}^2} v_i \leq \sum_{\tau_i \in \Phi_{\text{hvy}}^1} u_i + \sum_{\tau_i \in \Phi_{\text{hvy}}^2} v_i$$

Adding $\sum_{\tau_i \in \Phi_{\text{hvy}}^1 \cup \Phi_{\text{int}}^1} u_i + \sum_{\tau_i \in \Phi_{\text{hvy}}^2 \cup \Phi_{\text{int}}^2} v_i$ to both the sides in the above inequality, then applying Expressions (37) and (38) to the right-hand side and then applying Expressions (32) and (33) to the left-hand side yields:

$$m_1 + m_2 < m_1 + m_2$$

This is a contradiction.

**Failure on line 18 in Algorithm 1:** A contradiction results — proof analogous to the previous case.

We showed that all the cases where $A_{\text{lgt}}$ declares FAILURE lead to a contradiction. Hence, the lemma holds.

**VII. INTEGRAL ASSIGNMENT OF $\tau_{\text{int}}$ AND $\tau_{\text{lgt}}$ (Step 4)**

We now discuss how to integrally assign the tasks from $\tau_{\text{int}}$ and $\tau_{\text{lgt}}$ that were fractionally assigned by algorithms $A_{\text{int}}$ and $A_{\text{lgt}}$, respectively. We also show that, if there is a feasible partitioning of the given task set on a given two-type platform then our PTAS succeeds in finding such a feasible partitioning on a platform in which each processor is $1 + 3\varepsilon$ times faster.

**A. The description of the algorithm $A_{\text{fract}}$**

The algorithm, $A_{\text{fract}}$, works as follows:

1. copy the assignment (made by $A_{\text{hvy}}, A_{\text{int}}$ and $A_{\text{lgt}}$ on $\pi(1+2\varepsilon)$) onto a faster platform $\pi(1+3\varepsilon)$.
2. on this platform, $\pi(1+3\varepsilon)$, assign the task split between any two processors $p_1$ and $p_1 + 1$ of type-1 entirely on to processor $p_1$, where $1 \leq p_1 < m_1$; similarly, assign the task split between any two processors $p_2$ and $p_2 + 1$ of type-2 entirely on to processor $p_2$, where $1 \leq p_2 < m_2$.
3. assign the task split between $m_1$’th processor of type-1 and $m_2$’th processor of type-2 to any of these processors.

**B. Assignment analysis**

**Theorem 1.** If there exists a feasible partitioning of $\tau$ on $\pi$ then our PTAS algorithm, PTAS$_{\pi}$ (which uses $A_{\text{hvy}}, A_{\text{int}}, A_{\text{lgt}}$ and $A_{\text{fract}}$ in sequence) succeeds in finding a feasible partitioning of $\tau$ on $\pi(1+3\varepsilon)$.

**Proof:** We know from Lemma 5 that if there exists a feasible partitioning of $\tau$ on $\pi$ then the three algorithms $A_{\text{hvy}}, A_{\text{int}}$ and $A_{\text{lgt}}$ described in Sections IV-VI succeed in assigning tasks in $\tau$ (with a subset of tasks from $\tau_{\text{int}}$ and $\tau_{\text{lgt}}$ fractionally assigned) on $\pi(1+2\varepsilon)$. As a consequence, we have:

$$\forall p \in \pi(1+2\varepsilon): U[p] \leq 1 + 2\varepsilon \tag{40}$$

We also know that in such an assignment (as a consequence of using the wrap-around technique in $A_{\text{int}}$ and $A_{\text{lgt}}$):

- at most $m_1 - 1$ tasks are split between processors of type-1 with one task split between each pair of consecutive processors; let the set $\Gamma_{\text{split}}^1$ denote these fractional tasks.
- at most $m_2 - 1$ tasks are split between processors of type-2 with one task split between each pair of consecutive processors; let the set $\Gamma_{\text{split}}^2$ denote these fractional tasks.
- at most one task (from $\tau_{\text{lgt}}$) is split between processors of type-1 and type-2; let $\tau_f \in \tau_{\text{lgt}}$ denote this task that must be split between the $m_1$’th processor of type-1 and the $m_2$’th processor of type-2.
- the rest of the tasks are integrally assigned to either type-1 or type-2 processors.

Let $\tau_{p_1,p_1+1}^1 \in \Gamma_{\text{split}}^1$ denote the task split between the $p_1$’th and the $(p_1 + 1)$’th processors of type-1 where $1 \leq p_1 < m_1$. Analogously, let $\tau_{p_2,p_2+1}^2 \in \Gamma_{\text{split}}^2$ denote the task split between the $p_2$’th and the $(p_2 + 1)$’th processors of type-2 where $1 \leq p_2 < m_2$.

To prove the theorem, we need to show that $A_{\text{fract}}$ succeeds in integrally assigning all the fractional tasks on $\pi(1+3\varepsilon)$.

On Step 1, $A_{\text{fract}}$ copies the assignment from $\pi(1+2\varepsilon)$ onto a faster platform $\pi(1+3\varepsilon)$. After this step,

$$\forall p \in \pi(1+3\varepsilon): U[p] \leq 1 + 2\varepsilon \tag{41}$$
Since $\Gamma_1^{\text{split}} \subseteq \{\tau_{\text{int}} \cup \tau_{\text{out}}\}$, $\Gamma_2^{\text{split}} \subseteq \{\tau_{\text{int}} \cup \tau_{\text{out}}\}$, we have:

\begin{align}
(2), (7) & \Rightarrow \forall \tau_i \in \Gamma_1^{\text{split}} : u_i < \epsilon \quad (42) \\
(2), (8) & \Rightarrow \forall \tau_i \in \Gamma_2^{\text{split}} : v_i < \epsilon \quad (43)
\end{align}

On Step 2, $A_{\text{fract}}$ assigns the split tasks integrally. So, $\forall p_1 \in$ type-1 of $\pi^{(1+3\epsilon)}$, it moves the fraction of the task $\tau_{p_1,p_1+1}^{1}$ that is assigned to $(p_1+1)$th processor of type-1 to $p_1$th processor of type-1. After this re-assignment, it follows from Expressions (41) and (42) that:

$$\forall p_1 \in \text{type-1 of } \pi^{(1+3\epsilon)} \land p_1 \neq m_1 : \ U[p_1] \leq 1 + 3\epsilon$$

(44)

if $p_1 \in$ type-1 of $\pi^{(1+3\epsilon)} \land p_1 = m_1 : \ U[p_1] \leq 1 + 2\epsilon$

(45)

Analogously, $\forall p_2 \in$ type-2 of $\pi^{(1+3\epsilon)}$, it moves the fraction of the task $\tau_{p_2,p_2+1}^{2}$ that is assigned to $(p_2+1)$th processor of type-2 to $p_2$th processor of type-2. After this re-assignment, it follows from Expressions (41) and (43) that:

$$\forall p_2 \in \text{type-2 of } \pi^{(1+3\epsilon)} \land p_2 \neq m_2 : \ U[p_2] \leq 1 + 3\epsilon$$

(46)

if $p_2 \in$ type-2 of $\pi^{(1+3\epsilon)} \land p_2 = m_2 : \ U[p_2] \leq 1 + 2\epsilon$

(47)

Finally, the task $\tau_f$ that is split between the $m_1$th processor of type-1 and the $m_2$th processor of type-2 remains to be integrally assigned. Since $\tau_f \in \tau_{\text{int}}$, it holds that $u_f < \epsilon$ and $v_f < \epsilon$. From Expression (45) and (47), it follows that task $\tau_f$ can be integrally assigned to either $m_1$th or $m_2$th processor. Hence, after integrally assigning this task, we obtain:

$$\forall p \in \pi^{(1+3\epsilon)} : U[p] \leq 1 + 3\epsilon$$

(48)

Since Expression (48) is a necessary and sufficient schedulability condition for EDF on a uniprocessor of capacity $1 + 3\epsilon$, the assignment of $\tau$ on $\pi^{(1+3\epsilon)}$ returned by our algorithm, PTAS$_{\text{NF}}$, is a feasible assignment. Hence, the proof.

VIII. EXPERIMENTAL SETUP AND RESULTS

After studying the theoretical (worst-case) bound, i.e., the approximation ratio of our algorithm, PTAS$_{\text{NF}}$, we evaluate its average-case performance and compare it with prior state-of-the-art, i.e., PTAS$_{\text{LP}}$. For this purpose, we look at the following aspects: (i) how much faster processors our algorithm needs to succeed in finding a feasible partitioning as compared to an optimal algorithm. We define MRSF$_{\text{LP}}$ of PTAS$_{\text{LP}}$ analogously. For different values of $\epsilon$, we assess the average-case performance of these algorithms by measuring their (i) minimum required speedup factors and (ii) running times.

The problem instances (number of tasks, their utilizations and number of processors of each type) were generated randomly. Each problem instance had at most 10 tasks and at most 2 processors of each type. For performing fair evaluation, we convert the randomly generated task sets into critically feasible task sets — more details in Appendix B in [15]. A task set is termed critically feasible if it is feasible on a given two-type platform but rendered infeasible if all $u_i$ and $v_i$ are increased by an arbitrarily small factor. The intuition behind using critically feasible task sets in our simulations is that it is “hard” to find a feasible partitioning for these task sets since only a few assignments are feasible among all the possible assignments. Hence, by using such task sets, we believe our evaluations have been fair and unbiased.

We ran PTAS$_{\text{NF}}$ and PTAS$_{\text{LP}}$ on 5000 critically feasible task sets and for each task set, we obtain MRSF$_{\text{NF}}$ and MRSF$_{\text{LP}}$ as follows. We initially set the speedup factor to 1.0 and input the task set to the algorithm. If the algorithm cannot find a feasible mapping, we increment the speedup factor by a small value, i.e., by 0.01, and divide the original utilizations, $u_i$ and $v_i$, of each task by the new speedup factor and feed the resulting task set to the algorithm. These steps (adjust the speedup factor and feed back the derived task set) are repeated until the algorithm succeeds, which gives us the MRSF of the algorithm for the task set. This entire procedure is repeated for 5000 critically feasible task sets.

With this procedure, we obtain the histograms of MRSFs for both the algorithms for different values of $\epsilon$. Figure 1 shows the histogram for $\epsilon = 0.2$ (note that the y-axis is in log scale). As can be seen, the MRSF$_{\text{NF}}$ never exceeded 1.12 which is 20% from the optimal value of 1.0 compared to its upper bound of $1 + 3\epsilon = 1.6$, i.e., $1.12 = 1.6 - 1.0 \times 100 = 20\%$, whereas MRSF$_{\text{LP}}$ is as high as 1.28 which is 56% from the optimal value of 1.0 compared to its upper bound of $1 + 3\epsilon = 1.5$, i.e., $1.28 = 1.5 - 1.0 \times 100 = 56\%$. Therefore, PTAS$_{\text{NF}}$ requires much smaller processor speedup on an average than PTAS$_{\text{LP}}$ in order to find a feasible partitioning. The observations for other values of $\epsilon$ follow the same trend — see Appendix B in [15].

We also measure the average running times of both the algorithms for different values of $\epsilon$. In these experiments, the speedup factor is set to $1 + 3\epsilon$ for PTAS$_{\text{NF}}$ and to $\frac{1 + 3\epsilon}{\epsilon}$ for PTAS$_{\text{LP}}$. This ensures that both the algorithms succeed in finding a feasible partitioning for a given task set in a single run and hence the experiments are not biased to give advantage to any of them. In our experiments with 5000 critically feasible task sets, as can be seen in Table I, for $\epsilon = 0.1$, PTAS$_{\text{NF}}$ runs approximately 50000 times faster compared to PTAS$_{\text{LP}}$. This factor is even higher for other values of $\epsilon$.

To summarize, our algorithm exhibits a better average-case performance by requiring significantly smaller processor speedup for finding a feasible partitioning and by running orders of magnitude faster compared to PTAS$_{\text{LP}}$. Overall, PTAS$_{\text{NF}}$ outperforms prior state-of-the-art, PTAS$_{\text{LP}}$. 
and size of each problem compared to previous set of experiments. In order to understand how much pessimism is there in the analysis of PTAS\textsubscript{NF}, we evaluated its performance for different values of $\epsilon$. In this set of experiments, we chose larger number of problem instances with each problem instance being more complex\footnote{Since we do not run PTAS\textsubscript{LP} (which takes much longer to output the solution) in this batch of experiments, we could increase the problem instances and size of each problem compared to previous set of experiments.}. We generated 10000 critically feasible task sets where each task set had at most 25 tasks and at most 3 processors of each type. Then, for different values of $\epsilon$, we ran PTAS\textsubscript{NF} on these 10000 critically feasible task sets and obtained the histograms of MRSF\textsubscript{NF}. Figure 2 shows the histogram for $\epsilon = 0.3$. As can be seen, for almost 98\% of the task sets, the MRSF\textsubscript{NF} did not exceed 1.06, i.e., approximately 7\% of its theoretical bound (i.e., $1 + 3\epsilon = 1.90$), for the remaining 2\% of the task sets, the factor did not exceed 1.12, i.e., approximately 13\% of its theoretical bound. Thus, in the simulations, for the vast majority of task sets, our algorithm requires much smaller processor speedup than indicated by its approximation ratio. The observations for other values of $\epsilon$ follow the same trend — see Appendix B in [15].

Hence, PTAS\textsubscript{NF} performs significantly better in simulations than indicated by its theoretical bound.

### IX. Conclusions

A polynomial-time approximation scheme was proposed for the problem of partitioning a given collection of implicit-deadline sporadic tasks upon a multiprocessor platform in which there are two distinct kinds of processors. It provides the following guarantee: if a task set has a feasible partitioning on a two-type platform then given an input, $\epsilon > 0$, our PTAS succeeds in finding such a feasible partitioning for the task set on a two-type platform in which each processor is $1 + 3\epsilon$ times faster. In simulations, our algorithm outperforms prior state-of-the-art PTAS [1] and also performs significantly better than indicated by its theoretical bound.

### ACKNOWLEDGMENT

This work was partially supported by FCT (Portuguese Foundation for Science and Technology) and by ERDF (European Regional Development Fund) through COMPETE (Operational Programme “Factors of Competitiveness”), within REHEAT project, ref. FCOMP-01-0124-FEDER-010045; by FCT and the EU ARTEMIS JU funding, within RECOMP project, ref. ARTEMIS/0202/2009, JU grant nr. 100202; by FCT and ESF through POPH, under PhD grant SFRH/BD/66771/2009.

### REFERENCES


