



Multi-Core Platforms for Mixed-Criticality Systems: The PROXIMA Approach

Adriana Gogonel (INR) Cristian Maxim (INR & Airbus)

Challenges and new Approaches for Dependable and Cyber-Physical Systems Engineering

This project and the research leading to these results has received funding from the European Community's Seventh Framework Programme [FP7 / 2007-2013] under grant agreement 611085 www.proxima-project.eu

PROXIMA. Who are we?

Probabilistic real-time control of mixed-criticality multicore and manycore systems (PROXIMA)

Coordinator: Francisco J. Cazorla (BSC)


Oct 2013 – Sep 2016 Integrated Project (IP), Budget total: 6,793,991 Euro

Barcelona Supercomputing Center Rapita Systems Limited Sysgo S.A.S Universita Degli Studi Di Padova INRIA Aeroflex Gaisler Ab Airbus Operations SAS University of York Airbus Defence and Space IKERLAN S.COOP Infineon Technologies UK Ltd





Why is **PROXIMA**?




17/06/2016



Pisa, Italy

Deterministic Modelling

- □ Time Analysability ← Time Determinism
 - Current approaches rest on determinism to achieve analysability
 - Approach: For a given input set and system state, use a causal model to derive the new system state and the associated timing
 - System state \rightarrow event \rightarrow new system state
- Possible in the past with simple HW/SW
 - the use of more complex HW/SW makes this approach impractical





Probabilistic Modelling


Approach:

- Replacing deterministic approaches with probabilistic ones
 - Probabilistic analysis
- Get rid of the need (and cost) of the detail design knowledge required to <u>causally</u> model the timing behavior of all system resources of interest.
- Principle: Randomise resource timing behaviour
 - Make resource latency accurately captured with a probabilistic law

- Benefit:
 - The intrinsic complexity of novel multicore and manycore processor architectures naturally becomes treatable by probabilistic timing analysis.
- Functional behaviour is left unchanged



Measurement Based PTA



MBPTA

- Collect some measurements (few)
- Apply probabilistic methods (e.g., Extreme Value Theory)
- pWCET estimates for arbitrarily low probabilities

Benefits

- Allows the measurement of WCET with a given level of confidence, rather than a more heuristic overhead

17/06/2016

- pWCET are competitive with regard to existing techniques



Myths

- Need to 're-randomise' most hardware resources
 - "Whatever solution makes a hw/sw component analysable with STA/MBTA makes it also analysable with SPTA/MBPTA"
 - Bus arbitration: TDMA \rightarrow PTA analysable
 - PTA focuses on those resources with high jitter that are hard to track with STA/MBPTA
- Use branch hit/miss frequency as probabilities



WRONG!

- PTA techniques are made branch aware
- The pWCET obtained does not depend on frequency of branches

17/06/2016

- Recall, branches have an associated frequency NOT probability



PROXIMA Multicore Platforms




Pisa, Italy

Muliticore on FPGA + industrial tool chain

- Leon3-based SoC on a Terasic DE4 board
 - 4-LEON3 cores
 - private Icache and Dcache; instruction and data TLBs; in-order pipeline
 - Shared on-chip L2 cache through a shared bus
 - Shared memory controller and off-chip bus
- RTOS (Time compos.)
 - Baremetal, PikeOS and RTEMS


RapiTime





Muliticore on FPGA + industrial tool chain

- HW randomisation will be developed making the HW fully PTA-compliant
 - Bus and memory controller
 - Random permutations
 - Caches
 - Random placement and random replacement
 - At core level
 - Response on longest latency for the FPU






COTS Multicore

Pisa, Italy

From HW randomisation to SW randomisation





Multicore: An avionics case study




Pisa, Italy

17/06/2016

12

Challenges

- Multicore bring many challenges to real-time system design and deployment
- Our focus: contention interference
 - Jitter that application suffers due to the load that it contender application put on hardware shared resources
- Goal: time composability
 - pWCET derived for a task should not depend on its co-runners
- Reference architecture:
 - > Bus
 - Memory controller
 - ▶ L2 cache \rightarrow partitioned






Arbitration policies


Pisa, Italy

- Used for the bus and memory controller
- Probabilistically bound effect of inter-task interferences
 - Round Robin*
 - Random (lottery): Select randomly the bus access slot
 - Random permutations: Random bus access slot permutation are generated for all contenders
 - At analysis time, always assume the maximum number of contenders





Avionics Case Study: HW Setups



Deterministic

Pisa, Italy

- MOD / LRU
- Round Robin
- Columnization


PTA

RP/RR

- Random Permutations
- Columnization




Avionics Case Study: Application Setup






Avionics Case Study: Composability



Observed execution time density functions of the application under analysis, i.e. FUNC1 when executing on the PTA multicore processor under different workloads: independent of other applications



Avionics Case Study: Average Perf.



Average and Median of execution times of FUNC1 and FUNC2 on the randomised and deterministic architecture


17/06/2016

PR(

18


Pisa, Italy

Avionics Case Study: pWCET estimates





Avionics Case Study: pWCET estimates





Pisa, Italy





Multi-Core Platforms for Mixed-Criticality Systems: The PROXIMA Approach

Adriana Gogonel Cristian Maxim

This project and the research leading to these results has received funding from the European Community's Seventh Framework Programme [FP7 / 2007-2013] under grant agreement 611085 www.proxima-project.eu